特長
- 24 to 36 MHz output frequency range (output frequency = 2x crystal frequency)
- Uses an inexpensive 12 to 18 MHz external crystal
- Ideal for ADSL applications using 17.664 MHz external pullable crystal to generate locked 35.328 MHz clock physical layer clock
- Ideal for set-top box applications using 13.5 MHz external pullable crystal to generate lock 27 MHz clock transport video clock
- On-chip VCXO with guaranteed pull range of ±115 ppm minimum
- VCXO input tuning voltage 0 to 3.3 V
- Packaged in 8-pin SOIC (150 mil wide)
- Available in Pb-free packaging
説明
The MK3727D combines the functions of a VCXO (Voltage Controlled Crystal Oscillator) and PLL (Phase Locked Loop) frequency doubler onto a single chip. Used in conjunction with an external pullable quartz crystal, this monolithic integrated circuit replaces more costly hybrid (canned) VCXO devices. The MK3727D is designed primarily for data and clock recovery applications within end products such as ADSL modems, set-top box receivers, and telecom systems. The frequency of the on-chip VCXO is adjusted by an external control voltage input into pin VIN. Because VIN is a high impedance input, it can be driven directly from an PWM RC integrator circuit. Frequency output increases with VIN voltage input. The usable range of VIN is 0 to 3 V.
適用されたフィルター