特長
- Output clock frequency range 75MHz to 175MHz (Consult the factory for frequency availability)
- Selectable divider chooses one of two frequencies
- Six identical LVPECL output pairs (same frequency)
- Jitter 0.7ps RMS (at 155.52MHz, over 12kHz to 20MHz), typ.
- Ideal for OC-48/STM-16 clock reference
- Output-to-output skew < 100ps
- External XTAL or LVCMOS reference input
- Selectable external feed-through clock input
- STOP clock control (Logic 1 stops output clocks)
- Integrated SAW (surface acoustic wave) delay line
- Single 3.3V power supply
- Small 9mm x 9mm SMT (surface mount) package
説明
The M906-02 is a Phase-Locked Loop (PLL) based clock generator that uses an internal Voltage Controlled SAW Oscillator (VCSO) to produce a very low jitter output clock. From the M906-02-155.5200, an output clock frequency of 155.52 or 77.76MHz is provided from six LVPECL clock output pairs. (Other frequencies are available; consult the factory.) The accuracy of the output frequency is assured by the internal PLL that phase-locks the internal VCSO to the reference input frequency (19.44MHz for the M906-02-155.5200). The input reference can either be an external crystal, utilizing the internal crystal oscillator, or a stable external clock source such as a packaged crystal oscillator.