概要
説明
The ADC1212D125HN is a dual channel 12-bit Analog-to-Digital Converter (ADC) optimized for high dynamic performances and low power consumption at sample rates up to 125 Msps. Pipelined architecture and output error correction ensure the ADC1212D125HN is accurate enough to guarantee zero missing codes over the entire operating range.
特長
- Clock input divider by 2 for less jitter contribution
- CMOS or LVDS DDR digital outputs
- Duty cycle stabilizer
- Input bandwidth, 600 MHz
- Offset binary, 2's complement, gray code
- Power dissipation, 775 mW at 80 Msps
- Power-down and Sleep modes
- Sample rate up to 125 Msps
- Single 3 V supply
- SPI
製品比較
アプリケーション
設計・開発
ボード＆キット
Demonstration
ADC1212D125F1
廃止品
ADC1212D125F1 demo board; CMOS version; SPI and CMOS buffer on board
IDT's dual-channel ADC demoboard is suitable for dynamic performance evaluations from low to high IF configuration with LVCMOS output variants. A data-acquisition board can be used during design and prototype to analyze ADC performance.
Recommended Documents:
Demonstration
ADC1212D125F2
廃止品
ADC1212D125F2 demo board; LVDS/DDR version
IDT's dual-channel ADC demoboard is suitable for dynamic performance evaluations from low to high IF configuration with LVDS/DDR output variants. A data-acquisition board can be used during design and prototype to analyze ADC performance.
Recommended Documents:
モデル
ECADモデル
SamacSysの回路図シンボル、PCBフットプリント、および3D CADモデルは、製品オプションテーブルのCADモデルリンクをクリックすることで参照できます。シンボルまたはモデルが対応していない場合は、SamacSysに直接リクエスト可能です。
製品選択
適用されたフィルター