ルネサスのタイミング製品ポートフォリオは、SiTime社により買収されました。
データシート、各種ドキュメント、およびサンプルのご注文につきましては、2026年末まで引き続きRenesas.comにてご利用いただけます。新規設計、製品のご購入、サポート、および製品に関するお問い合わせにつきましては、SiTime.com をご利用いただくか、[email protected]までメールでお問い合わせください。SiTime社への全面的な移行は、2026年末までに完了する見込みです。
| CADモデル: | View CAD Model |
| Pkg. Type: | VFQFPN |
| Pkg. Code: | NLG48 |
| Lead Count (#): | 48 |
| Pkg. Dimensions (mm): | 7.0 x 7.0 x 0.9 |
| Pitch (mm): | 0.5 |
| Moisture Sensitivity Level (MSL) | 3 |
| Pb (Lead) Free | Yes |
| ECCN (US) | EAR99 |
| HTS (US) | 8542.39.0090 |
| Lead Count (#) | 48 |
| Carrier Type | Reel |
| Moisture Sensitivity Level (MSL) | 3 |
| Qty. per Reel (#) | 2000 |
| Qty. per Carrier (#) | 0 |
| Pb (Lead) Free | Yes |
| Pb Free Category | e3 Sn |
| Temp. Range (°C) | -40 to 85°C |
| Country of Assembly | TAIWAN |
| Country of Wafer Fabrication | SINGAPORE |
| Additive Phase Jitter Typ RMS (fs) | 37.6 |
| Core Voltage (V) | 3.3V, 2.5V |
| Family Name | 8T39 |
| Function | Buffer, Multiplexer |
| Input Freq (MHz) | 1500 |
| Input Type | Crystal, HCSL, LVDS, LVPECL |
| Inputs (#) | 3 |
| Length (mm) | 7 |
| MOQ | 2000 |
| Output Banks (#) | 2 |
| Output Freq Range (MHz) | 1500 |
| Output Skew (ps) | 81 |
| Output Type | HCSL, LVDS, LVPECL |
| Output Voltage (V) | 2.5V, 3.3V |
| Outputs (#) | 10 |
| Pitch (mm) | 0.5 |
| Pkg. Dimensions (mm) | 7.0 x 7.0 x 0.9 |
| Pkg. Type | VFQFPN |
| Product Category | Clock Buffers & Drivers |
| Prog. Interface | Pin select |
| Reel Size (in) | 13 |
| Tape & Reel | Yes |
| Thickness (mm) | 0.9 |
| Width (mm) | 7 |
The 8T39210 is a high-performance clock fanout buffer. The input clock can be selected from two differential inputs or one crystal input. The internal oscillator circuit is automatically disabled if the crystal input is not selected. The crystal pin can be driven by a single-ended clock. The selected signal is distributed to ten differential outputs that can be configured as LVPECL, LVDS, or HSCL outputs. In addition, an LVCMOS output is provided. All outputs can be disabled into a high-impedance state. The device is designed for a signal fanout of high-frequency, low phase-noise clock and data signal. The outputs are at a defined level when inputs are open or tied to ground. It is designed to operate from a 3.3V or 2.5V core power supply, and either a 3.3V or 2.5V output operating supply.