メインコンテンツに移動
ルネサス エレクトロニクス株式会社 (Renesas Electronics Corporation)

ルネサスのタイミング製品ポートフォリオは、SiTime社により買収されました。

データシート、各種ドキュメント、およびサンプルのご注文につきましては、2026年末まで引き続きRenesas.comにてご利用いただけます。新規設計、製品のご購入、サポート、および製品に関するお問い合わせにつきましては、SiTime.com をご利用いただくか、[email protected]までメールでお問い合わせください。SiTime社への全面的な移行は、2026年末までに完了する見込みです。

代替製品
5P49V6965 - VersaClock® 6Eプログラマブルクロックジェネレータ
  • Notes:Pin-pin compatible with additional functionality and design margin

特長

  • 4 differential outputs LVPECL, LVDS, HCSL - or 8 LVCMOS outputs
  • In-system programmable with 4 independent output frequencies
  • Up to 350MHz input/output frequencies
  • Also supports crystal input
  • Stores 4 different configurations in OTP non-volatile memory
  • < 100mW core power (at 3.3V)
  • < 0.7ps RMS phase jitter (typ.)
  • Meets PCIe® Gen 1/2/3, USB 3.0, 1/10 GbE clock requirements
  • 1.8V/2.5V/V3.3V core and output voltages
  • 4mm x 4mm 24-lead VFQFPN
  • -40 °C to +85 °C operating temperature range
  • Supported by the Timing Commander™ software tool

説明

The 5P49V5901 is a low-power programmable clock generator with best-in-class jitter performance and design flexibility with universal outputs capable of generating any output frequency. The 5P49V5901 is intended for high-performance consumer, networking, industrial, computing, and data communications applications. Configurations may be stored in on-chip One-Time Programmable (OTP) memory or changed using the I2C interface. This is Renesas' fifth generation of programmable clock technology (VersaClock® 5). The frequencies are generated from a single reference clock or crystal input. A glitchless manual switchover function allows one of the redundant clock inputs to be selected during normal operation.

Two select pins allow up to four different configurations to be programmed and accessible using processor GPIOs or bootstrapping. The different selections may be used for different operating modes (full function, partial function, and partial power-down), regional standards (US, Japan, Europe), or system production margin testing. The device may be configured to use one of two I2C addresses to allow multiple devices to be used in a system.

アプリケーション

  • Ethernet switches/routers
  • PCI Express 1.0/2.0/3.0
  • Broadcast video/audio timing
  • Multi-function printers
  • Processor and FPGA clocking
  • Any-frequency clock conversion
  • MSAN/DSLAM/PON
  • Fiber Channel, SAN
  • Telecom line cards
  • 1 GbE and 10 GbE

適用されたフィルター