ルネサスのタイミング製品ポートフォリオは、SiTime社により買収されました。
データシート、各種ドキュメント、およびサンプルのご注文につきましては、2026年末まで引き続きRenesas.comにてご利用いただけます。新規設計、製品のご購入、サポート、および製品に関するお問い合わせにつきましては、SiTime.com をご利用いただくか、[email protected]までメールでお問い合わせください。SiTime社への全面的な移行は、2026年末までに完了する見込みです。
| CADモデル: | View CAD Model |
| Pkg. Type: | TSSOP |
| Pkg. Code: | PGG20 |
| Lead Count (#): | 20 |
| Pkg. Dimensions (mm): | 6.5 x 4.4 x 1.0 |
| Pitch (mm): | 0.65 |
| Pb (Lead) Free | Yes |
| ECCN (US) | EAR99 |
| HTS (US) | 8542.39.0090 |
| Moisture Sensitivity Level (MSL) | 1 |
| Pkg. Type | TSSOP |
| Lead Count (#) | 20 |
| Pb (Lead) Free | Yes |
| Carrier Type | Tube |
| Advanced Features | Programmable Clock, Reference Output |
| Core Voltage (V) | 3.3 |
| Family Name | VersaClock |
| Input Freq (MHz) | 27 |
| Input Type | Crystal |
| Inputs (#) | 1 |
| Length (mm) | 6.5 |
| MOQ | 148 |
| Moisture Sensitivity Level (MSL) | 1 |
| Output Banks (#) | 2 |
| Output Freq Range (MHz) | 0.314 - 200 |
| Output Skew (ps) | 250 |
| Output Type | LVCMOS |
| Output Voltage (V) | 1.8V, 2.5V, 3.3V |
| Outputs (#) | 6 |
| Package Area (mm²) | 28.6 |
| Pb Free Category | e3 Sn |
| Period Jitter Typ P-P (ps) | 200 |
| Phase Jitter Typ RMS (fs) | 50000 |
| Phase Jitter Typ RMS (ps) | 50 |
| Pitch (mm) | 0.65 |
| Pkg. Dimensions (mm) | 6.5 x 4.4 x 1.0 |
| Price (USD) | $5.64419 |
| Prog. Clock | Yes |
| Prog. Interface | OTP |
| Qty. per Carrier (#) | 74 |
| Qty. per Reel (#) | 0 |
| Reference Output | Yes |
| Requires Terms and Conditions | Does not require acceptance of Terms and Conditions |
| Spread Spectrum | No |
| Tape & Reel | No |
| Temp. Range (°C) | -40 to 85°C |
| Thickness (mm) | 1 |
| Width (mm) | 4.4 |
The 271 field programmable VCXO clock synthesizer generates up to six high-quality, high-frequency clock outputs including multiple reference clocks from a low-frequency crystal input. It is designed to replace crystals and crystal oscillators in most electronic systems. Using IDT's VersaClockTM software to configure PLLs and outputs, the 271 contains a One-Time Programmable (OTP) ROM for field programmability. Programming features include VCXO, eight selectable configuration registers and up to two sets of three low-skew outputs. Each of the two output groups are powered by a separate VDDO voltage. VDDO may vary from 1.8 V to VDD. Using Phase-Locked Loop (PLL) techniques, the device runs from a standard fundamental mode, inexpensive crystal, or clock. It can replace VCXOs, multiple crystals and oscillators, saving board space and cost. The 271 is also available in factory programmed custom versions for high-volume applications.