特長
- 8-pin SOIC package - Pb-free, RoHS compliant
- Absolute jitter ±100 ps
- Propagation Delay of ±600 ps
- Output multiplier of 2X
- Output clock frequency up to 80 MHz
- Can recover degraded input clock duty cycle
- Output clock duty cycle of 45/55
- Full CMOS clock swings with 25 mA drive capability at TTL levels
- Advanced, low power CMOS process
- Operating voltage of 3.3 V or 5 V
説明
The 2402 is a high-performance Zero Delay Buffer (ZDB) which integrates IDT's proprietary analog/digital Phase-Locked Loop (PLL) techniques. The chip is part of IDT's ClockBlocksTM family and was designed as a performance upgrade to meet today's higher speed and lower voltage requirements. The zero delay feature means that the rising edge of the input clock aligns with the rising edges of both output clocks, giving the appearance of no delay through the device. The 2402 is ideal for synchronizing outputs in a large variety of systems, from personal computers to data communications to graphics/video. By allowing off-chip feedback paths, the device can eliminate the delay through other devices.
サポートコミュニティ
-
RL78/G1D BLE 技適申請の空中線電力
... ら抜き打ちで3台試験してもらったんですけど1台目は、2402 MHz, 2440 MHz, 2480 MHzの3周波数の確認、2台目3台目はセンター ...
2017年4月24日 -
GR-SAKURA 三角関数
e2studio(v3.0)で三角関数（sin,cos)を実施するとsin(x)でプログラムが暴走します。(cos(x)はうまくいきます） なお、この確認はGR-SAKURAの ...
2015年3月3日
