Renesas Electronics Corporation - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community
Search
SLG46621 Block Diagram

SLG46621V

Active
GreenPAK Programmable Mixed-Signal IC, VDD Range: 1.71-5.5V, 17 GPIOs, 6 ACMPs, ADC (8-bit, SAR), SPI, Dual Supply VDD2 Range: 1.71-5.5V
SLG46621 DatasheetLearn more about SLG46621

Package Information

CAD Model:View CAD Model
Pkg. Type:TQFN
Pkg. Code:
Lead Count (#):20
Pkg. Dimensions (mm):2.0 x 3.0
Pitch (mm):0.4

Environmental & Export Classifications

Moisture Sensitivity Level (MSL)1
Pb (Lead) FreeYes
ECCN (US)EAR99
HTS (US)8542.39.0090

Product Attributes

Lead Count (#)20
Carrier TypeTape & Reel
Moisture Sensitivity Level (MSL)1
Pb (Lead) FreeYes
Temp. Range (°C)-40 to +85°C
Country of AssemblyCHINA, TAIWAN
Country of Wafer FabricationTAIWAN
# of Programable Delays (#)2
ACMP Channels (#)6
Additional FeaturesSupported in Go Configure™ Software Hub
ApplicationMotor Control
CNT/DLY (Max) (#)10
D Flip-flops (DFFs) (#)12
DCMP3
DCMP/PWM3
GPIOs (#)17
InterfaceSPI
LUTs (Max) (#)26
Longevity2031 Feb
MOQ3000
Memory TypeOTP
Nominal VDD1.71 - 5.5
Oscillator TypeRC OSC, LF OSC, Ring OSC
Pattern Generator1
Pipe Delay2x 16-stage
Pitch (mm)0.4
Pkg. Dimensions (mm)2.0 x 3.0
Pkg. TypeTQFN
Price (USD)$0.67893
Qty. per Reel (#)3000
Special Features2x DAC, 3x PWM, ADC (8-bit SAR)
VDD2 (V)1.71 - 5.5

Description

The SLG46621 provides a small, low-power component for commonly used mixed-signal functions. The user creates their circuit design by programming the one-time programmable (OTP) non-volatile memory (NVM) to configure the interconnect logic, the I/O pins, and the macrocells of the SLG46621. This highly versatile device allows for a wide variety of mixed-signal functions to be designed within a very small, low-power single integrated circuit. The additional power supply (VDD2) on the SLG46621 provides the ability to interface two independent voltage domains within the same design. Users can configure pins, dedicated to each power supply, as inputs, outputs, or both (controlled dynamically by internal logic) to both VDD and VDD2 voltage domains. Using the available macrocells, designers can implement mixed-signal functions bridging both domains or simply pass through level translation in both High to Low and Low to High directions.

Learn more about SLG46621