Skip to main content

Overview

Description

The SH7751R is a 32-bit RISC (reduced instruction set computer) microprocessor, featuring a built-in PCI bus controller compatible with PCs and multimedia devices. & It includes the SH-4 CPU, which at the object code level is upwardly compatible with the SH-1, SH-2, and SH-3 microcomputers. The SH7751R has an instruction cache, an operand cache that can be switched between copy-back and write-through modes, a 4-entry full associative instruction TLB (table look aside buffer), and MMU (memory management unit) with 64-entry full-associative shared TLB. & The SH7751R also includes a bus state controller (BSC) that can be coupled to synchronous DRAM. Also, because of its built in functions, such as PCI bus controller, timers, and serial communications functions, required for multimedia and OA equipment, use of the SH7751R enables a dramatic reduction in system costs.

Comparison

Applications

Documentation

Design & Development

Software & Tools

Software Downloads

Type Title Date
Software & Tools - Evaluation Software Log in to Download ZIP 122.72 MB 日本語
Software & Tools - Other Log in to Download EXE 1.30 MB 日本語
Software & Tools - Other Log in to Download EXE 7.57 MB 日本語
3 items

Sample Code

Models

ECAD Models

Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on the CAD Model links in the Product Options table. If a symbol or model isn't available, it can be requested directly from SamacSys.

Diagram of ECAD Models

Product Options

Applied Filters:

Support

Support Communities

Support Communities

Get quick technical support online from Renesas Engineering Community technical staff.
Browse FAQs

FAQs

Browse our knowledge base of common questions and answers.
Submit a Ticket

Submit a Ticket

Need to ask a technical question or share confidential information?

FAQs

  1. (SH7751R) What is coherency?

    Coherency means that data is matched between cache and external memory. For example, writing to external SDRAM is not performed if the cache is hit when the cache is used in copy back mode. Unmatching of data between the cache and external SDRAM occurs because only writing to relevant entry ...

    Mar 23, 2009
  2. What is the connectable SDRAM? (SH7751/SH7751R)

    Please refer to the PDF file.(PDF: 32KB)

    Mar 23, 2009
  3. Is it OK to cut the power when only RTCs of SH7750R and SH7751R are used?

    All power supply pins including the pins for RTCs of SH7750R and SH7751R must be supplied power even if only RTC is used.

    Mar 23, 2009
View All Results from FAQs (21)