Features
- Pinout optimized DDR5 RDIMM and LRDIMM PCB layout
- DDR5 server speeds up to 5600MT/s
- Supports power-down modes to conserve server power
- Supports 1-rank/2-rank DIMM configurations
- Supports SDP, DDP, 3DS DRAM types
- Supports up to 16Gb DRAM die
- Provides access to internal control words for configuring device features and adapting to different RDIMM and LRDIMM system applications
- I2C and I3C sideband access for register access control
- BCOM for LRDIMM data buffer control
- Loopback and pass-through modes
- Package: 8.7 × 13.5 mm, 240-FCBGA
Description
The RG5R256 (Gen 2 RCD) is a registering clock driver used on DDR5 RDIMMs, LRDIMMs and NVDIMMs. It supports DDR5 server speeds up to 5600 MT/s. Its primary function is to buffer the Command Address (CA) bus, chip selects, and clock between the host controller and the DRAMs. It also creates a BCOM bus to control the data buffers for LRDIMMs.
The RG5R256 contains two separate channels with some common logic such as clocking, but otherwise operate independently of each other. Each channel has a 7-bit double data rate CA bus input, a single parity input, two chip-select inputs, produces two copies of 14-bit single data rate CA bus outputs and two copies of the chip-select outputs. The RCD has a common clock input and PLL, but produces separate clock outputs to the DRAM channels.
Parameters
| Attributes | Value |
|---|---|
| Product Type | Registering Clock Driver |
| Function | DDR5 Gen 2.0 Server RCD |
| Application System | Server |
| Input Voltage Range (V) | 1.06 - 1.16 |
Package Options
| Pkg. Type | Pkg. Dimensions (mm) | Lead Count (#) | Pitch (mm) |
|---|---|---|---|
| FCCSP | 13.5 x 8.7 x 0.9 | 240 | 0.65 |
Applications
- RDIMM, LRDIMM and NVDIMM modules for Enterprise Servers
- Memory down server motherboards
Support Communities
-
Datasheet for RG5R256A1C0GBY#HC0
Hi, Could you please inform the complete datasheet for the Renesas RG5R256A1C0GBY#HC0 ? RG5R256 Thanks and best regards, Sidonio Camacho
Mar 7, 2024
Support Communities
