Skip to main content
Monolithic, Quad SPST, CMOS Analog Switches

Package Information

Pitch (mm) 0.026
Lead Count (#) 16
Pkg. Dimensions (mm) 0.2 x 0.17 x 0.0
Pkg. Code MXO
Pkg. Type TSSOP

Environmental & Export Classifications

Moisture Sensitivity Level (MSL) 1
Pb (Lead) Free Yes
ECCN (US) EAR99
HTS (US) 8542390001
RoHS (DG445DVZ-T) Download

Product Attributes

Lead Count (#) 16
Carrier Type Reel
Moisture Sensitivity Level (MSL) 1
Pitch (mm) 0.7
Pkg. Dimensions (mm) 5.0 x 4.4 x 0.00
Pb (Lead) Free Yes
Pb Free Category Pb-Free 100% Matte Tin Plate w/Anneal-e3
Temp. Range -40 to +85°C
Country of Assembly China
Country of Wafer Fabrication United States
Channels (#) 4
Charge Injection (pC) 1
Configuration NO
Drain Capacitance 16 pF
IS (mA) 1E-06
Leakage (nA) 0.08
Length (mm) 5
MOQ 2500
Pkg. Type TSSOP
Qualification Level Standard
RDS (ON) (Ohms) 50
Source Cap (pf) 4
Supply Voltage Vcc Range 5 to 34, ±5 to ±20
Switch or MUX Switch
TOFF (ns) 160
TON (ns) 120
Thickness (mm) 0
Type of Switch SPST
VCC (Single) (V) 5 - 34
Width (mm) 4.4

Description

The DG444 and DG445 monolithic CMOS analog switches are drop-in replacements for the popular DG211 and DG212 series devices. They include four independent single pole single throw (SPST) analog switches and TTL and CMOS compatible digital inputs. These switches feature lower analog ON resistance (85Ω) and faster switch time (tON 250ns) compared to the DG211 and DG212. Charge injection has been reduced, simplifying sample and hold applications. The improvements in the DG444 series are made possible by using a high voltage silicon-gate process. An epitaxial layer prevents the latch-up associated with older CMOS technologies. The 44V maximum voltage range permits controlling ±20V signals when operating with ±20V power supplies. The four switches are bilateral, equally matched for AC or bidirectional signals. The ON resistance variation with analog signals is quite low over a ±5V analog input range. The switches in the DG444 and DG445 are identical, differing only in the polarity of the selection logic.