Renesas Electronics Corporation - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community
Search

5PB1110

Active
Product Longevity: 2040

1.8V to 3.3V 1:10 LVCMOS High-Performance Clock Buffer

Order Now
5PB11xx Family Datasheet

Overview

The 5PB1110 is a high-performance 1:10 LVCMOS clock buffer that offers a best-in-class additive phase jitter of 50fs RMS. This clock buffer also supports an Output Enable function. It is available in 20-pin QFN and TSSOP packages and can operate from a 1.8V to 3.3V supply.

5PB11xx Block Diagram
5PB1110 Pinout - QFN
5PB1110 Pinout - TSSOP
5PB11xx Block Diagram
5PB1110 Pinout - QFN
5PB1110 Pinout - TSSOP
  • High-performance 1:10 LVCMOS clock buffer
  • Very low pin-to-pin skew: < 50ps
  • Very low additive jitter: < 50fs
  • Supply voltage: 1.8V to 3.3V
  • fMAX = 200MHz
  • Integrated serial termination for 50Ω channel
  • Packaged in 20-pin TSSOP and small QFN packages
  • Extended -40 °C to +105 °C temperature range
  • AEC-Q100 qualified, Automotive Grade 2 (-40 °C to +105 °C)

Documentation

Design & Development

ECAD Models

Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on the CAD Model links in the Product Options table. If a symbol or model isn't available, it can be requested directly from SamacSys.

Explore ECAD Models
Diagram of ECAD Models

Models
Type Title Date
Model - IBIS
5PB11xx Family IBIS Model
ZIP 24 KB
1 item

Product Options

Applied Filters:

Videos & Training

5PB11xx Ultra Low Jitter LVCMOS Buffers

This video provides an overview of the LVCMOS High Performance Clock Buffer Family, highlighting their key features and capabilities.

Related Resources

Video List
5PB11xx Ultra Low Jitter LVCMOS Buffers
Low-jitter LVCMOS Fanout Clock Buffers by IDT

News & Blog Posts

Blog Post
Feb 7, 2019
The Value of Fractional Output Divider PLLs for Infotainment and Dashboard Applications
Blog Post
Dec 15, 2018
Buff Up Your Design with Renesas Clock Buffers
News
Mar 24, 2015
IDT Introduces Ultra-Low-Jitter Family of LVCMOS Clock Buffers