Overview

Description

The 9ZXL1530D is a second-generation enhanced-performance DB1900ZL-derivative differential buffer. The part is a pin-compatible upgrade to the 9ZXL1530B while offering a much-improved phase jitter performance. A fixed external feedback maintains low drift for critical QPI/UPI applications.

Features

  • LP-HCSL outputs; eliminate 30 resistors, save 51mm² of area
  • PCIe Gen 1–5 compliance
  • SMBus OE bits; software control of each output
  • 9 selectable SMBus addresses; multiple devices can share the same SMBus segment
  • Selectable PLL BW; minimizes jitter peaking in cascaded PLL topologies
  • Hardware/SMBus control of PLL bandwidth and bypass; change mode without power cycle
  • Spread spectrum compatible; tracks spreading input clock for EMI reduction
  • 9mm x 9mm 64-VFQFPN package; small board footprint

Comparison

Applications

Documentation

Design & Development

Boards & Kits

Models

Videos & Training

PCIe Gen5 Clock Buffers

Introducing Renesas’ enhanced PCIe clock buffer family. These PCIe Gen5 clock buffers offer fanout and zero-delay operating modes, supporting both legacy systems and the most complex timing trees within a single device. Unlike many existing solutions, whose performance limitations force their use in fanout buffer mode, these clock buffers meet both PCIe Gen5 and prominent CPU-specific phase jitter requirements in all operating modes. The extremely low 50fs rms PCIe Gen5 additive phase jitter enables multi-level cascading within the strict PCIe Gen5 jitter budget. Renesas’ high-performance oscillators and clock generators provide an ideal clock source for the enhanced PCIe clock buffer family. 

For more information about these PCIe Gen5 clock buffers, visit the PCIe timing page.