Skip to main content
Renesas Electronics Corporation

Renesas’ Timing product portfolio has been acquired by SiTime.

Datasheets, documentation, and sample orders remain available on Renesas.com through late 2026. For new designs, purchasing, support, and product inquiries, visit SiTime.com or send an email to [email protected]. Full transition to SiTime is expected by late 2026.

Programmable PhiClock Generator
This device is factory-configurable.
Try the Custom Part Configuration Utility.

Package Information

CAD Model:View CAD Model
Pkg. Type:LGA
Pkg. Code:LTG16
Lead Count (#):16
Pkg. Dimensions (mm):3.0 x 3.0 x 1.1
Pitch (mm):0.5

Environmental & Export Classifications

Moisture Sensitivity Level (MSL)3
Pb (Lead) FreeYes
ECCN (US)EAR99
HTS (US)8542.39.0090

Product Attributes

Lead Count (#)16
Carrier TypeTray
Moisture Sensitivity Level (MSL)3
Phase Jitter Typ RMS (ps)0.262
Input Freq (MHz)39.0625 - 39.0625
Xtal Freq (MHz)39.0625 - 39.0625
Core Voltage (V)1.8V
Diff. Output SignalingLP-HCSL
Output Freq Range (MHz)161.1328125 - 161.1328125, 312.5 - 312.5, 322.265625 - 322.265625, 156.25 - 156.25
Output TypeLP-HCSL
Output Voltage (V)1.8V
Supply Voltage (V)1.8 - 1.8
Advanced FeaturesProgrammable Clock
App Jitter CompliancePCIe Gen1, PCIe Gen2, PCIe Gen3, PCIe Gen4, PCIe Gen5
Input TypeCrystal, LVCMOS
Outputs (#)2
Output Impedance100
Power Consumption Typ (mW)100
Prog. ClockYes
Qty. per Reel (#)0
Spread SpectrumNo
Qty. per Carrier (#)490
Xtal Inputs (#)1
Pb (Lead) FreeYes
Pb Free Categorye4 Au
Temp. Range (°C)-40 to 85°C
Accepts Spread Spec InputNo
ArchitectureCommon, SRNS
C-C Jitter Max P-P (ps)50
Diff. Outputs2
Family NamePhiClock
FunctionGenerator
Inputs (#)1
Length (mm)3
Longevity2040 Apr
MOQ490
Output Banks (#)1
Package Area (mm²)25
Pitch (mm)0.5
Pkg. Dimensions (mm)3.0 x 3.0 x 1.1
Pkg. TypeLGA
Product CategoryPhiClock, PCI Express Clocks, Programmable Clocks
Prog. InterfaceI2C, OTP
Reference OutputNo
Tape & ReelNo
Thickness (mm)1.1
Width (mm)3

Description

The 9FGV1005 is a member of Renesas' PhiClock™ programmable clock generator family. The 9FGV1005 provides two copies of a single non-spread spectrum output frequency and one copy of the crystal reference input. Two select pins allow for hardware selection of the desired configuration, or two I²C bits all easy software selection of the desired configuration. The user may configure any one of the four OTP configurations as the default when operating in I²C mode. Four unique I²C addresses are available, allowing easy I²C access to multiple components.