Skip to main content
Renesas Electronics Corporation - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community

Features

  • Low skew, low jitter PLL clock driver
  • Max frequency supported = 266MHz (DDR 533)
  • I2C for functional and output control
  • Feedback pins for input to output synchronization
  • Spread Spectrum tolerant inputs
  • 3.3V tolerant CLK_INT input

Description

DDR Zero Delay Clock Buffer

Part NumberStatusSamplesStockPackageLead Count (#)Temp. GradePb (Lead) FreeCarrier Type
93732AFLFObsoleteN/AOut of StockSSOP28#CYesTube
93732AFLFTObsoleteN/AOut of StockSSOP28#CYesReel

Support Communities

  1. Lock down and still upgrade SLG46826

    I've read through documentation, and I trying to confirm what I understand at this point. The SLG46826 contains NVM and EEPROM that are reprogrammable (MTP).  If I want to lock down my device (specifically the 2k registers and the 2k NVM) such that the image can't be pulled ...

    Mar 26, 2022
Support Communities

Support Communities

Get quick technical support online from Renesas Engineering Community technical staff.
Browse Articles

Knowledge Base

Browse our knowledge base for helpful articles, FAQs, and other useful resources.
Submit a Ticket

Submit a Ticket

Need to ask a technical question or share confidential information?