Overview
Description
The 8T39204 is a high-performance clock fanout buffer. The input clock can be selected from two differential inputs or one crystal input. The internal oscillator circuit is automatically disabled if the crystal input is not selected. The crystal pin can be driven by a single-ended clock. The selected signal is distributed to four differential outputs which can be configured as LVPECL, LVDS, or HCSL outputs. In addition, an LVCMOS output is provided. All outputs can be disabled into a high-impedance state. The device is designed for a signal fanout of high-frequency, low phase-noise clock and data signal. The outputs are at a defined level when inputs are open or tied to ground. It is designed to operate from a 3.3V or 2.5V core power supply, and either a 3.3V or 2.5V output operating supply.
Features
- Two differential reference clock input pairs
- Differential input pairs can accept the following input levels: LVPECL, LVDS, HCSL, HSTL, and single-ended
- Crystal oscillator interface
- Crystal input frequency range: 10MHz to 40MHz
- Maximum output frequency:
- LVPECL – 1.5GHz
- LVDS – 1.5GHz
- HCSL – 250MHz
- LVCMOS – 250MHz
- Two banks, each has two differential output pairs that can be configured as LVPECL, LVDS, or HCSL
- One single-ended reference output with synchronous enable to avoid clock glitch
- Output skew: 81ps (maximum), Bank A and Bank B at the same output level
- Part-to-part skew: 200ps (typical), design target
- Additive RMS phase jitter at 156.25MHz, (12kHz–20MHz): 37.6fs (typical), 3.3V/3.3V
- Supply voltage modes:
- VDD/VDDO
- 3.3V/3.3V
- 3.3V/2.5V
- 2.5V/2.5V
- -40 °C to 85 °C ambient operating temperature
- 5mm × 5mm 32-VFQFPN lead-free (RoHS 6) packaging
Comparison
Applications
Design & Development
Support
Support Communities
Get quick technical support online from Renesas Engineering Community technical staff.
Support Communities
-
Looking for 4:4 Clock Distribution with Differential inputs/outputs (LVDS)
Dear Team, My customer is looking for a 4:4 Clock Distribution with Differential inputs/outputs (LVDS); the output frequency is up to 250Mhz. Could you please advise if we can support such a device? Waiting for your kind feedback, thanks a lot. KR, Shai
Sep 21, 2023 -
830S21I operated at VDD=3.7V
Dear Renesas, In the spec sheet of your 830S21I, you specify the characteristics at VDD = 2.5V and VDD = 3.3V.We need output voltages of 3.0V into 50 Ohm for our application. Since the output pulses are VDD-0.7V, we could increase VDD to 3.7V, which ...
Mar 1, 2024
News & Blog Posts
Blog Post
Dec 15, 2018
|