Features
- Four low-skew, low additive jitter LVPECL differential output pairs
- Differential LVPECL input pair can accept the following differential input levels: LVDS, LVPECL, CML
- Differential PCLKx pairs can also accept single-ended LVCMOS levels
- Maximum input clock frequency: 2GHz
- LVCMOS interface levels for the control input (input select)
- Output skew: 5ps (typical)
- Propagation delay: 320ps (maximum)
- Low additive phase jitter, RMS; fREF = 156.25MHz, VPP = 1V, 12kHz to 20MHz: 40fs (maximum)
- Maximum device current consumption (IEE): 60mA (maximum)
- Full 3.3V or 2.5V supply voltage
- Lead-free (RoHS 6) packaging
- -40 °C to 85 °C ambient operating temperature
Description
The 8SLVP1104I is a high-performance differential LVPECL fanout buffer designed for the fanout of high-frequency, very-low additive phase noise clock and data signals. The 8SLVP1104I is characterized for operation from a 3.3V or 2.5V power supply. Guaranteed output-to-output and part-to-part skew characteristics make the 8SLVP1104I ideal for clock distribution applications demanding well-defined performance and repeatability. Four low-skew outputs are available. The integrated bias voltage reference enables easy interfacing of single-ended signals to the device inputs. The device is optimized for low-power consumption and low-additive phase noise.
Parameters
| Attributes | Value |
|---|---|
| Temp. Range (°C) | -40 to 85°C |
| Product Category | Clock Buffers & Drivers, RF Buffers |
Package Options
| Pkg. Type | Pkg. Dimensions (mm) | Lead Count (#) | Pitch (mm) |
|---|---|---|---|
| VFQFPN | 3.0 x 3.0 x 1.0 | 16 | 0.5 |
Support Communities
-
8SLVP1104I FIT rate
Hi, I'm looking for the FIT rate for 8SLVP1104I (Low Phase Noise,1-to-4, 3.3V, 2.5V LVPECL Output Fanout Buffer). I'm an independent contractor, so I can't request a tech support ticket and was directed to post to the comunities. I see that another ...
Mar 16, 2025
Support Communities
