Overview
Description
Provides 48 PCIe Gen3 lanes and 12 ports of high-performance, deterministic system interconnect switching. All ports receive full line rate, non-blocking throughput for multiple traffic flows regardless of switch loading.
Features
- 48 PCIe Gen3 Lanes, 12 Switch Ports
- Non-blocking switch architecture optimized for High Performance System Interconnect
- Partionable switch architecture for true multi-root support
- Internal buffering and flow control credits optimized for maximum bandwidth and large payloads
- Low latency, Low power
Comparison
Applications
Documentation
Featured Documentation
Log in required to subscribe
|
|
|
---|---|---|
Type | Title | Date |
Datasheet | PDF 368 KB | |
End Of Life Notice | PDF 720 KB | |
End Of Life Notice | PDF 647 KB | |
End Of Life Notice | PDF 898 KB | |
Device Errata | PDF 61 KB | |
Manual - Hardware | PDF 2.83 MB | |
Product Brief | PDF 396 KB | |
Application Note | PDF 351 KB | |
8 items
|
Design & Development
Software & Tools
Boards & Kits
Models
ECAD Models
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on the CAD Model links in the Product Options table. If a symbol or model isn't available, it can be requested directly from SamacSys.

Support
Support Communities
Get quick technical support online from Renesas Engineering Community technical staff.