Skip to main content
Renesas Electronics Corporation - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community
Low Skew,1-to-22 Differential-to-3.3V LVPECL Fanout Buffer

Package Information

CAD Model:View CAD Model
Pkg. Type:TQFP
Pkg. Code:EDG64
Lead Count (#):64
Pkg. Dimensions (mm):10.0 x 10.0 x 1.0
Pitch (mm):0.5

Environmental & Export Classifications

Moisture Sensitivity Level (MSL)3
Pb (Lead) FreeYes
ECCN (US)EAR99
HTS (US)8542.39.0090

Product Attributes

Lead Count (#)64
Carrier TypeReel
Moisture Sensitivity Level (MSL)3
Qty. per Reel (#)500
Qty. per Carrier (#)0
Pb (Lead) FreeYes
Pb Free Categorye3 Sn
Temp. Range (°C)0 to 70°C
Additive Phase Jitter Typ RMS (fs)150
Additive Phase Jitter Typ RMS (ps)0.15
Core Voltage (V)3.3
FunctionBuffer, Multiplexer
Input Freq (MHz)500
Input TypeCML, HCSL, HSTL, LVDS, LVPECL, SSTL
Inputs (#)2
Length (mm)10
MOQ500
Output Banks (#)1
Output Freq Range (MHz)500
Output Skew (ps)100
Output TypeLVPECL
Output Voltage (V)3.3
Outputs (#)22
Package Area (mm²)100
Pitch (mm)0.5
Pkg. Dimensions (mm)10.0 x 10.0 x 1.0
Pkg. TypeTQFP
Product CategoryClock Buffers & Drivers, Clock Multiplexers
Reel Size (in)13
Requires Terms and ConditionsDoes not require acceptance of Terms and Conditions
Tape & ReelYes
Thickness (mm)1
Width (mm)10

Description

The 8534-01 is a low skew, 1-to-22 Differential-to-3.3V LVPECL Fanout Buffer. The 8534-01 has two selectable clock inputs. The CLK, nCLK pair can accept most standard differential input levels. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. The device is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the OE pin. The 8534-01's low output and part-to-part skew characteristics make it ideal for workstation, server, and other high performance clock distribution applications.