Skip to main content
3.3V 512K x 18 ZBT Synchronous 3.3V I/O Flow-Through SRAM

Package Information

Lead Count (#) 100
Pkg. Code PKG100
Pitch (mm) 0.65
Pkg. Type TQFP
Pkg. Dimensions (mm) 20.0 x 14.0 x 1.4

Environmental & Export Classifications

Pb (Lead) Free Yes
Moisture Sensitivity Level (MSL) 3
ECCN (US) NLR
HTS (US) 8542320041

Product Attributes

Lead Count (#) 100
Pb (Lead) Free Yes
Carrier Type Tray
Moisture Sensitivity Level (MSL) 3
Price (USD) | 1ku 14.72944
Architecture ZBT
Bus Width (bits) 18
Core Voltage (V) 3.3
Cycle Time (ns) 85
Density (Kb) 9216
I/O Voltage (V) 2.5 - 2.5
Length (mm) 20
MOQ 216
Organization 512K x 18
Output Type Flowthrough
Package Area (mm²) 280.0
Pb Free Category e3 Sn
Pitch (mm) 0.65
Pkg. Dimensions (mm) 20.0 x 14.0 x 1.4
Pkg. Type TQFP
Qty. per Carrier (#) 72
Qty. per Reel (#) 0
Requires Terms and Conditions Does not require acceptance of Terms and Conditions
Tape & Reel No
Temp. Range 0 to 70°C
Thickness (mm) 1.4
Width (mm) 14

Description

The 71V65903 3.3V CMOS SRAM is organized as 512K x 18. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus it has been given the name ZBT™, or Zero Bus Turnaround. The 71V65903 contain address, data-in and control signal registers. In the burst mode, it can provide four cycles of data for a single address presented to the SRAM.