Package Information
| Pitch (mm) | 1.27 |
| Lead Count (#) | 8 |
| Pkg. Dimensions (mm) | 4.9 x 3.9 x 1.5 |
| Pkg. Code | DCG8 |
| Pkg. Type | SOIC |
Environmental & Export Classifications
| Moisture Sensitivity Level (MSL) | 1 |
| Pb (Lead) Free | Yes |
| ECCN (US) | NLR |
| HTS (US) | 8542390001 |
Product Attributes
| Lead Count (#) | 8 |
| Carrier Type | Reel |
| Moisture Sensitivity Level (MSL) | 1 |
| Output Skew (ps) | 175 |
| Qty. per Reel (#) | 3000 |
| Qty. per Carrier (#) | 0 |
| Core Voltage (V) | 3.3 |
| Input Freq (MHz) | 10 - 170 |
| Multiplication Value | 1, 1.5, 2, 3, 4, 5, 6, 8, 10, 12, 16, 20, 32 |
| Outputs (#) | 2 |
| Output Freq Range (MHz) | 10 - 170 |
| Output Voltage (V) | 3.3 |
| Package Area (mm²) | 19.1 |
| Pitch (mm) | 1.27 |
| Pkg. Dimensions (mm) | 4.9 x 3.9 x 1.5 |
| Supply Voltage (V) | 3.3 - 3.3 |
| Pb (Lead) Free | Yes |
| Pb Free Category | e3 Sn |
| Temp. Range | -40 to 85°C |
| Price (USD) | 1ku | 2.01467 |
| Accepts Spread Spec Input | Yes |
| Advanced Features | Accepts Spread Spec Input |
| Delay Mode | Constant |
| Die Form | No |
| Feedback Divider | 1 - 1, 2 - 2 |
| Input Type | LVCMOS |
| Inputs (#) | 1 |
| Length (mm) | 4.9 |
| MOQ | 3000 |
| Multiply/Divide Value | 2.00000 |
| Output Banks (#) | 1 |
| Output Type | LVCMOS |
| Pkg. Type | SOIC |
| Published | No |
| Reel Size (in) | 13 |
| Requires Terms and Conditions | Does not require acceptance of Terms and Conditions |
| Tape & Reel | Yes |
| Thickness (mm) | 1.5 |
| Width (mm) | 3.9 |
Description
The IDT570 is a high-performance Zero Delay Buffer (ZDB) which integrates IDT's proprietary analog/digital Phase Locked Loop (PLL) techniques. The A version is recommended for 5 V designs and the B version for 3.3 V designs. The chip is part of IDT's ClockBlocks™ family, and was designed as a performance upgrade to meet today's higher speed and lower voltage requirements. The zero delay feature means that the rising edge of the input clock aligns with the rising edges of both output clocks, giving the appearance of no delay through the device. There are two outputs on the chip, one being a low-skew divide by two of the other output. The device incorporates an all-chip power down/tri-state mode that stops the internal PLL and puts both outputs into a high impedance state. The IDT570 is ideal for synchronizing outputs in a large variety of systems, from personal computers to data communications to graphIDT/video. By allowing off-chip feedback paths, the device can eliminate the delay through other devices.