Skip to main content
Renesas Electronics Corporation - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community
CMTS Direct Conversion (Zero IF) Clock Source

Package Information

Pkg. Type:CLCC
Pkg. Code:CG36
Lead Count (#):36
Pkg. Dimensions (mm):9.0 x 9.0 x 2.8
Pitch (mm):0.6

Environmental & Export Classifications

Pb (Lead) FreeYes
ECCN (US)EAR99
HTS (US)8542.39.0090
Moisture Sensitivity Level (MSL)1

Product Attributes

Pkg. TypeCLCC
Lead Count (#)36
Pb (Lead) FreeYes
Carrier TypeReel
Abs. Pull Range Min. (± PPM)100
Core Voltage (V)3.3
Feedback InputNo
Input Freq (MHz)2.048 - 2.048, 4.096 - 4.096, 10.24 - 10.24, 20.48 - 20.48
Input TypeLVCMOS
Inputs (#)2
Length (mm)9
MOQ500
Moisture Sensitivity Level (MSL)1
Output Banks (#)3
Output Freq Range (MHz)10.24 - 10.24, 40.96 - 40.96, 81.92 - 81.92, 163.84 - 163.84, 245.76 - 245.76, 491.52 - 491.52
Output TypeLVPECL
Output Voltage (V)3.3
Outputs (#)4
Package Area (mm²)81
Pb Free Categorye4 Au
Phase Jitter Typ RMS (ps)3
Pitch (mm)0.6
Pkg. Dimensions (mm)9.0 x 9.0 x 2.8
Prog. ClockNo
Qty. per Carrier (#)0
Qty. per Reel (#)500
Requires Terms and ConditionsDoes not require acceptance of Terms and Conditions
Tape & ReelYes
Temp. Range (°C)0 to 70°C
Thickness (mm)2.8
Width (mm)9

Description

The M2006-03 is a VCSO (Voltage Controlled SAW Oscillator) based clock generator PLL designed for frequency translation and jitter attenuation of a master reference clock in a cable modem termination system (CMTS). External loop filter components allow tailoring of the PLL loop response. The M2006-03 includes a phase-slope limiting feature to prevent disruptive output clock phase changes upon input reference reselection.