Features
- 8-pin SOIC package
- Pb (lead) free package
- Low input-to-output skew of 250ps max
- Absolute jitter ± 500ps
- Propagation delay ± 350ps
- Ability to choose between different multipliers from 0.5X to 16X
- Output clock frequency up to 168MHz at 3.3V
- Can recover degraded input clock duty cycle
- Output clock duty cycle of 45/55
- Full CMOS clock swings with 25mA drive capability at TTL levels
- Advanced, low-power CMOS process
- Operating voltage of 3.3V or 5V
- Industrial temperature version available
Description
The MK2302-01 is a high-performance Zero Delay Buffer (ZDB) that integrates Renesas' proprietary analog/digital Phase-Locked Loop (PLL) techniques. The chip is part of Renesas' ClockBlocks™ family and was designed as a performance upgrade to meet today's higher speed and lower voltage requirements. The zero delay feature means that the rising edge of the input clock aligns with the rising edges of both output clocks, giving the appearance of no delay through the device. There are two outputs on the chip, one being a low-skew divide by two of the other output. The MK2302-01 is ideal for synchronizing outputs in a large variety of systems, from personal computers to data communications to graphics/video. By allowing off-chip feedback paths, the device can eliminate the delay through other devices.
Support Communities
