Renesas Electronics Corporation
Search

9ZXL0853E

Active

8-Output DB800ZL PCIe Zero-Delay/Fanout Clock Buffer with SMBus Write Protection

Order Now

Features

  • PCIe Gen1–5 compliant
  • SMBus Write Protect feature; increase system security
  • UPI/QPI support
  • Supports PCIe SRIS and SNRS clocking  
  • LP-HCSL outputs with 85Ω Zout; eliminate 4 resistors per output pair
  • 8 OE# pins; hardware control of each output
  • 9 selectable SMBus addresses; multiple devices can share the same SMBus segment
  • Selectable PLL BW; minimizes jitter peaking in cascaded PLL topologies
  • Hardware/SMBus control of PLL bandwidth and bypass; change mode without power cycle
  • Spread spectrum compatible; tracks spreading input clock for EMI reduction
  • 100MHz and 133.33MHz ZDB mode
  • 6mm × 6mm 48-VFQFPN package; small board footprint
 
Find Other Products in Application-Specific Clocks
9ZXL06x2E-08xxE-12x2E - Block Diagram
9ZXL0853E Pinout
9ZXL06x2E-08xxE-12x2E - Block Diagram
9ZXL0853E Pinout

Description

The 9ZXL0853E is a PCIe Gen1–5 compliant, enhanced performance differential clock buffer. The device supports complex clocking architectures like SRIS and SRNS. A fixed external feedback maintains low drift for critical QPI/UPI applications. The 9ZXL0853E has an SMBus Write Lock feature for increased device and system security. It also features up to nine selectable SMBus addresses.

Parameters

AttributesValue
Diff. Outputs8
Diff. Output SignalingLP-HCSL
Output Freq Range (MHz)1 - 400
Diff. Inputs1
Diff. Input SignalingHCSL
Accepts Spread Spec InputYes
Power Consumption Typ (mW)195
Supply Voltage (V)3.3 - 3.3
Output TypeLP-HCSL
Diff. Termination Resistors24
Package Area (mm²)81
Battery BackupNo
Battery SealNo
CPU Supervisory Function PORNo
Crystal Frequency TrimmingNo
Frequency Out PinNo
Inputs (#)1
Input Freq (MHz)33 - 150
FunctionZero Delay Buffer
Input TypeHCSL
Output Banks (#)1
Core Voltage (V)3.3
Output Voltage (V)0.7

Package Options

Pkg. TypePkg. Dimensions (mm)Lead Count (#)Pitch (mm)
VFQFPN6.0 x 6.0 x 0.9480.4

Applications

  • Servers/High-performance Computing
  • nVME Storage
  • Networking
  • Accelerators
  • Industrial Control

Applied Filters:

Loading
Loading

Introducing Renesas’ enhanced PCIe clock buffer family. These PCIe Gen5 clock buffers offer fanout and zero-delay operating modes, supporting both legacy systems and the most complex timing trees within a single device. Unlike many existing solutions, whose performance limitations force their use in fanout buffer mode, these clock buffers meet both PCIe Gen5 and prominent CPU-specific phase jitter requirements in all operating modes. The extremely low 50fs rms PCIe Gen5 additive phase jitter enables multi-level cascading within the strict PCIe Gen5 jitter budget. Renesas’ high-performance oscillators and clock generators provide an ideal clock source for the enhanced PCIe clock buffer family. 

For more information about these PCIe Gen5 clock buffers, visit the PCIe timing page.

LoadingLoading