Skip to main content

Features

  • 64-bit RISC-V/AX45MP (Single)
  • DDR4 or DDR3L memory interface
  • Memory error detection / correction (ECC)
  • Gigabit Ethernet 2ch
  • CAN interface (CAN-FD) 2ch
  • USB 2.0 interface 2ch
  • SD interface 2ch
  • AD converter 2ch
  • 13 x 13mm BGA package、11x11mm BGA package

Description

The RZ/Five microprocessor includes a RISC-V CPU Core (AX45MP Single) 1.0 GHz, 16-bit DDR3L/DDR4 interface. And it also has many interfaces such as Gbit-Ether, CAN, and USB 2.0, making it ideal for applications such as entry-class social infrastructure gateway control and industrial gateway control.

There are two package options. Please refer to the RZ/Five Overview for the differences in the functions supported by each.
13 x 13 mm Package Part Number: R9A07G043F01GBG#BC0
11 x 11 mm Package Part Number: R9A07G043F00GBG#BC0

The RZ/Five 13 x 13 mm package is also pin compatible with the RZ/G2UL (Type 1).

Product Comparison

RZ/Five RZ/G2UL
CPU RISC-V (AX45MP Single) Cortex-A55 x 1 + Cortex-M33 x 1
Lead Count (#) 266, 361 361
Operating Freq (Max) (MHz) 1000 1000
Ethernet Remarks Gigabit Ethernet: 2ch or 1ch Gigabit Ethernet: 2ch or 1ch
CAN (ch) 2 2
Display Function Remarks Display Function: No Parallel Interface

Parameters

Attributes Value
CPU Architecture RISC-V
Main CPU RISC-V (AX45MP Single)
Program Memory (KB) 0
RAM (KB) 128
Carrier Type Bulk (Tray), Full Carton (Tray)
Supply Voltage (V) 2.97 - 3.63
I/O Ports 65, 114
NPU No
DRAM I/F DDR3L-1333, DDR4-1600 (16-bit)
3D GPU No
Temp. Range (°C) Ta = -40 to +85
Operating Freq (Max) (MHz) 1000
Ethernet speed 10M/100M/1G
Ethernet (ch) 1, 2
EtherCat (ch) (#) 0
USB FS (host ch/device ch) ( 2 / 2 )
USB HS (host ch/device ch) ( 2 / 2 )
USB SS (host ch/device ch) ( 0 / 0 )
PCI Express (generation and ch) No
SCI or UART (ch) 7
SPI (ch) 3
I2C (#) 4
CAN (ch) 2
CAN-FD (ch) 2
Wireless No
SDHI (ch) 2
High Resolution Output Timer No
PWM Output (pin#) 0
32-Bit Timer (ch) 4
16-Bit Timer (ch) (#) 8
8-Bit Timer (ch) 0
Standby operable timer No
Asynchronous General Purpose Timer / Interval Timer (ch) 0
16-Bit A/D Converter (ch) 0
14-Bit A/D Converter (ch) 0
12-Bit A/D Converter (ch) 2
10-Bit A/D Converter (ch) 0
24-Bit Sigma-Delta A/D Converter (ch) 0
16-Bit D/A Converter (ch) 0
12-Bit D/A Converter (ch) 0
10-Bit D/A Converter (ch) (#) 0
8-Bit D/A Converter (ch) 0
Capacitive Touch Sensing Unit (ch) 0
Graphics LCD Controller No
MIPI Interfaces (DSI) (ch) 0
MIPI Interfaces (CSI) (ch) 0
Image Codec No
Segment LCD Controller No
Security & Encryption No, Secure boot,AES,RSA,ECC,Hash,TRNG

Package Options

Pkg. Type Pkg. Dimensions (mm) Lead Count (#) Pitch (mm)
LFBGA 11 x 11 x 1.4 266 0.5
LFBGA 13 x 13 x 1.4 361 0.5

Application Block Diagrams

SMARC System for Single-Core RISC-V MPU Block Diagram
Scalable SMARC 2.1 Gateway SoM with RISC-V MPU
The scalable SMARC 2.1 SoM design for IIoT gateways with low power consumption, strong connectivity, and flexibility.

Additional Applications

  • IoT gateway
  • Industrial gateway

Applied Filters:

RZ/Five provides a new platform for high-performance IoT Edge solutions. Learn the advantages of RISC-V CPU, and how to easily scale development across RISC-V and Arm cores.