メインコンテンツに移動
256 x 18 SyncFIFO, 3.3V

パッケージ情報

Lead Count (#) 64
Pkg. Code PPG64
Pitch (mm) 0.5
Pkg. Type TQFP
Pkg. Dimensions (mm) 10.0 x 10.0 x 1.4

環境及び輸出分類情報

Pb (Lead) Free Yes
Moisture Sensitivity Level (MSL) 3
ECCN (US) EAR99
HTS (US) 8542.32.0071

製品スペック

Lead Count (#) 64
Pb (Lead) Free Yes
Carrier Type Tray
Moisture Sensitivity Level (MSL) 3
Country of Assembly Taiwan
Country of Wafer Fabrication Taiwan, United States
Architecture Uni-directional
Bus Width (bits) 18
Core Voltage (V) 3.3
Density (Kb) 4
Family Name SyncFIFO
I/O Frequency (MHz) 1 - 1
I/O Type 3.3 V LVTTL
Interface Synchronous
Length (mm) 10
MOQ 240
Organization 256 x 18
Package Area (mm²) 100.0
Pb Free Category e3 Sn
Pitch (mm) 0.5
Pkg. Dimensions (mm) 10.0 x 10.0 x 1.4
Pkg. Type TQFP
Qty. per Carrier (#) 160
Qty. per Reel (#) 0
Requires Terms and Conditions Does not require acceptance of Terms and Conditions
Tape & Reel No
Temp. Range 0 to 70°C
Thickness (mm) 1.4
Width (mm) 10

説明

The 72V205 is a 256 x 18 First-In, First-Out (FIFO) memory with clocked read and write controls. It is a 3.3V version of the 72205 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock (RCLK) can be tied to the Write Clock (WCLK) for single clock operation or the two clocks can run asynchronously of one another for dual clock operation.