概要
説明
The IDT ADC demo board is suitable for dynamic performance evaluations from low to high IF configuration. The FPGA eases the evaluation and analysis of the ADC dynamic and enables use of the full JESD204B feature set.
特長
- SMA connector for clock and analog input signals
- On board ARRIA II GX FPGA for JESD204B data acquisition
- Single power supply (on-board regulators)
