The Renesas asynchronous SRAMs are fabricated using high-performance, high-reliability CMOS technology. This technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed async SRAM memory needs. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation. Renesas offers asynchronous SRAM in RoHS 6/6-compliant (Green) packaging using industry-standard package options.

About Asynchronous SRAM (Async SRAM)

Asynchronous SRAM (aka Asynchronous Static Random Access Memory) is a type of memory that stores data using a static method, in which the data remains constant as long as electric power is supplied to the device. This is different than DRAM (dynamic RAM), which constantly needs to refresh the data stored in the memory.

Because Async SRAM stores data statically, it is faster and requires less power than DRAM. On the other hand, SRAM is built using a more complex circuit topology, and is, therefore, less dense and more expensive to manufacture than DRAM. As a result, DRAM is most often used as the main memory for personal computers, while Asynchronous SRAM is commonly used in smaller memory applications, such as CPU cache memory, hard drive buffers, networking equipment, consumer electronics, and appliances. Synchronous SRAMs use clocks for reading and writing, while asynchronous SRAMs are usually controlled by asynchronous signals.

Key parameters for choosing an asynchronous SRAM include:

  • density: this is the number of bits the Async SRAM will hold in its memory. Renesas offers sizes up to 4MB.
  • bus width: the number of “lanes” used to read and write to the memory. Renesas offers both 8-bit and 16-bit options.
  • core voltage: the supply voltage used to power the Async SRAM. This is typically defined by the power rails available in the system, and often has implications on the I/O voltage required to read and write to the memory. Renesas offers standard 5V and 3.3V options.
  • I/O voltage: the voltage used for the data input and output, for some devices this is separate from the core voltage.
  • access time: the time it takes to read from or write to the memory. Ideally, the access time of the asynchronous SRAM should be fast enough to keep up with the CPU. If not, the CPU will waste a certain number of clock cycles, which makes it slower. Renesas offers access times as fast as 10ns.

Documentation

Type Title Date
Overview PDF 1.12 MB 日本語
Guide PDF 471 KB 日本語
Guide PDF 1.27 MB 日本語
Overview PDF 603 KB
Overview PDF 3.89 MB
Overview PDF 2.56 MB
Guide PDF 54 KB
7 items