The 72261 is a 16K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)
Title | Type | Date | |
---|---|---|---|
PDF429 KB
|
Datasheet
|
||
PDF645 KB
|
End Of Life Notice
|
||
PDF123 KB
|
Guide
|
||
PDF611 KB
|
Product Change Notice
|
||
PDF611 KB
|
Product Change Notice
|
||
PDF95 KB
|
Product Change Notice
|
||
PDF50 KB
|
Product Change Notice
|
||
PDF24 KB
|
Product Change Notice
|
||
PDF164 KB
|
Product Change Notice
|
||
PDF94 KB
|
Product Change Notice
|
||
PDF290 KB
|
Product Change Notice
|
||
PDF80 KB
|
Product Change Notice
|
||
PDF26 KB
|
Product Change Notice
|
||
PDF150 KB
|
Product Change Notice
|
||
PDF65 KB
|
Product Change Notice
|
||
PDF150 KB
|
Product Change Notice
|
||
PDF49 KB
|
Product Change Notice
|
||
PDF48 KB
|
Product Change Notice
|
||
PDF47 KB
|
Product Change Notice
|
||
PDF274 KB
|
Product Change Notice
|
||
PDF44 KB
|
Product Change Notice
|
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.