Skip to main content

Features

  • Six independent timing channels
  • Ultra-low phase noise (UPN), wideband Analog PLL (APLL) channel with jitter < 88fs RMS
  • Digital PLLs (DPLLs) lock to any frequency from 0.5Hz to 1GHz
  • DPLLs/Digitally Controlled Oscillators (DCOs) generate any frequency from 0.5Hz to 1GHz
  • DCO outputs can be aligned in phase and frequency with the outputs of any DPLL or DCO
  • DPLLs comply with ITU-T G.8262 for Synchronous Ethernet (SyncE)
  • IEEE 1588 Support:
    • DCOs can be controlled by external IEEE 1588 software to synthesize Precision Time Protocol (PTP)/IEEE 1588 clocks with frequency resolution less than 1.11x10-16
    • Combo Bus simplifies compliance with ITU-T G.8273.2
    • Precise (1ps) resolution for phase measurement and control
    • All outputs/inputs can be configured to decode/encode PWM clock signals
    • PWM can be used to transmit and receive embedded frame and sync pulses; as well as Time of Day (ToD) and other data
  • Device requires a crystal oscillator or fundamental-mode crystal: 25MHz to 54MHz
  • Optional XO_DPLL input allows a wider range for XO, TCXO, or OCXO frequencies from 1MHz to 150MHz for applications that require a local oscillator with high stability
  • Serial processor ports support 1MHz I²C or 50MHz SPI

Description

The RC32614A system synchronizer for IEEE 1588 generates ultra-low jitter, precision timing signals based on the IEEE 1588 Precision Time Protocol (PTP) and Synchronous Ethernet (SyncE). The device can be used as a single timing and synchronization source for a system or two of them can be used as a redundant pair for improved system reliability.

Digitally Controlled Oscillators (DCOs) are available to be controlled by IEEE 1588 clock recovery servo software running on an external processor. The device supports physical layer timing with Digital PLLs (DPLLs) and other timing blocks necessary to implement a Synchronous Equipment Timing Source (SETS) for SyncE. The DCOs can be controlled using IEEE 1588 information alone, or they can combine IEEE 1588 time information with physical layer frequency information from SyncE in accordance with ITU-T G.8273.2.

The device can be used to actively measure and compensate for clock propagation delays across backplanes and across circuit boards to ensure the distribution of accurate time and phase with minimal time error between IEEE 1588 Time Stamp Units (TSUs) in a system. The device supports multiple independent channels that control: IEEE 1588 clock synthesis; SyncE clock generation; jitter attenuation and universal frequency translation. Input-to-input, input-to-output and output-to-output phase skew can all be precisely managed. The device outputs ultra-low jitter clocks that can directly synchronize up to 112Gbps PAM-4 PHYs, as well as CPRI/OBSAI, SONET/SDH and PDH interfaces and IEEE 1588 TSUs.

Parameters

Attributes Value
Clock Support G.813, G.8262, G.8262.1, GR-1244-CORE, GR-253-CORE, G.8273.2
Channels (#) 6
Inputs (#) 8
Diff. Inputs 4
Input Freq (MHz) 0.0000005 - 1000
Output Freq Range (MHz) 0.0000005 - 1000
Phase Jitter Typ RMS (ps) 0.1
Diff. Outputs 14

Package Options

Pkg. Type Pkg. Dimensions (mm) Lead Count (#) Pitch (mm)
CABGA 10.0 x 10.0 x 1.2 144 0.8

Application Block Diagrams

1600G Fixed Form Factor Switch Block Diagram
1600G Fixed Form Factor Switch
Elevate networking efficiency with cost-effective stackable switches for precise timing and flexibility.

Additional Applications

  • Reference clock for up to 112Gbps PAM-4
  • 400/800Gbps pizza box and modular switches and routers
  • Optical Transport networks
  • Synchronous Ethernet equipment
  • Telecom Boundary Clocks (T-BCs) and Telecom Time Slave Clocks (T-TSCs) according to ITU-T G.8273.2

Applied Filters:

The ClockMatrix™ 2 family of devices are high-performance, precision timing solutions designed to simplify clock designs for applications with up to 800Gbps interface speeds. This second-generation family delivers improved performance with phase jitter as low as 88fs RMS. The highly integrated devices serve as full-function IEEE 1588 synchronization clocks and ultra-low jitter reference clocks for synchronous Ethernet PHYs with data rates up to 112Gbps PAM-4, reducing design complexity and bill of materials (BOM). Visit renesas.com/clockmatrix to learn more.