Skip to main content
Renesas Electronics Corporation - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community

Features

  • Four LVCMOS/LVTTL outputs, 7? typical output impedance
  • Selectable CLK0/nCLK0 or CLK1/nCLK1 clock inputs
  • CLKx/nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
  • Internal bias on nCLK0 and nCLK1 to support LVCMOS/LVTTL levels on CLK0 and CLK1 inputs
  • Output frequency range: 15.625MHz to 250MHz
  • Input frequency range: 15.625MHz to 250MHz
  • VCO range: 250MHz to 500MHz
  • External feedback for "zero delay" clock regeneration with configurable frequencies
  • Programmable dividers allow for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8
  • Fully integrated PLL
  • Cycle-to-cycle jitter: 45ps (maximum)
  • Output skew: 50ps (maximum)
  • Static phase offset: 50ps ± 125ps (3.3V ± 5%), CLK0/nCLK0
  • Full 3.3V or 2.5V output operating supply
  • 5V tolerant inputs
  • 0°C to 70°C ambient operating temperature
  • Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

Description

The 87004 is a highly versatile 1:4 Differential-to-LVCMOS/LVTTL Clock Generator and a member of the HiPerClockS® family of High Performance Clock Solutions from IDT. The 87004 has two selectable clock inputs. The CLK0, nCLK0 and CLK1, nCLK1 pairs can accept most standard differential input levels. Internal bias on the nCLK0 and nCLK1 inputs allows the CLK0 and CLK1 inputs to accept LVCMOS/LVTTL. The 87004 has a fully integrated PLL and can be configured as zero delay buffer, multiplier or divider and has an input and output frequency range of 15.625MHz to 250MHz. The reference divider, feedback divider and output divider are each programmable, thereby allowing for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8. The external feedback allows the device to achieve "zero delay" between the input clock and the output clocks. The PLL_SEL pin can be used to bypass the PLL for system test and debug purposes. In bypass mode, the reference clock is routed around the PLL and into the internal output dividers.

Part NumberStatusSamplesStockPackageLead Count (#)Carrier TypeMoisture Sensitivity Level (MSL)Qty. per Reel (#)Qty. per Carrier (#)Pb (Lead) FreePb Free CategoryTemp. Range (°C)
87004AGLFObsoleteN/AIn StockTSSOP24#Tube1062#Yese3 Sn0 to 70°C
87004AGLFTObsoleteN/AIn StockTSSOP24#Reel13000#0Yese3 Sn0 to 70°C

Support Communities

  1. DA14531MOD burning OTP

    Hi there, Unfortunately I couldnt find it in any datasheet or forum entry... Does anyone know on which pin in need to have the 6.8V on the DA14531MOD when programming the OTP? Many thanks! Jos

    Sep 15, 2020
  2. Android 10 can't booting

    Dear All, I am following guideline: https://elinux.org/R-Car/Boards/Kingfisher/Android/Android_10 after Flashing images, android hang logo Log boot: [ 0.000154] NOTICE: BL2: R-Car H3/M3/M3N Initial Program Loader(CA57) [ 0.005199] NOTICE: BL2 ...

    Jun 7, 2023
Support Communities

Support Communities

Get quick technical support online from Renesas Engineering Community technical staff.
Browse Articles

Knowledge Base

Browse our knowledge base for helpful articles, FAQs, and other useful resources.
Submit a Ticket

Submit a Ticket

Need to ask a technical question or share confidential information?