Skip to main content
Renesas Electronics Corporation - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community
Alternative(s) Available

Features

  • Four differential LVDS output pairs
  • Selectable differential CLK, nCLK or LVPECL clock inputs
  • CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
  • PCLK, nPCLK pair can accept the following differential input levels: LVPECL, CML, SSTL
  • Maximum output frequency: 800MHz
  • Translates any single-ended input signals to LVDS levels with resistor bias on nCLK input
  • Additive phase jitter, RMS: 0.164ps (typical)
  • Output skew: 40ps (maximum)
  • Part-to-part skew: 500ps (maximum)
  • Propagation delay: 2.6ns (maximum)
  • Full 3.3V supply mode
  • 0°C to 70°C ambient operating temperature
  • Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

Description

The 8543 is a low skew, high performance 1-to-4 Differential-to-LVDS Clock Fanout Buffer. Utilizing Low Voltage Differential Signaling (LVDS) the 8543 provides a low power, low noise, solution for distributing clock signals over controlled impedances of 100?. The 8543 has two selectable clock inputs. The CLK, nCLK pair can accept most standard differential input levels. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin. Guaranteed output and part-to-part skew characteristics make the 8543 ideal for those applications demanding well defined performance and repeatability.

Part NumberStatusSamplesStockPackageLead Count (#)Carrier TypeMoisture Sensitivity Level (MSL)Qty. per Reel (#)Qty. per Carrier (#)Pb (Lead) FreePb Free CategoryTemp. Range (°C)
8543BGLFObsoleteN/AIn StockTSSOP20#Tube1074#Yese3 Sn0 to 70°C
8543BGLFTObsoleteN/AOut of StockTSSOP20#Reel13000#0Yese3 Sn0 to 70°C

Support Communities

  1. Unable to debug RZ sample app on custom hardware

    (Not sure if this post belongs here or in the RZ forum) I'm adapting the Renesas RZ RGA Sample app (R01AN2163EJ0210) to my custom hardware (built with a RZ/A1H chip). I have managed to import the DS-5 project into e2studio and build it successfully.  I ...

    Jun 30, 2017
  2. ZOR Antenna shift resonnance frequency

    Dear Sir or Madam,  Currently we develop a first prototype of a new Bluetooth device. Therefore we used the example ZOR Antenna (document AN-B-027 Z,  5.4 ZOR Antenna, 1.6 mm Substrate). Attached you can see the Layerstack of our circuit board. Unfortunately the resonance frequency of ...

    May 15, 2020
  3. Retarget Keil5 project for DA14580 to DA14586

    Hi, I have a Keil5 project for DA14580 target. The base for this project is ble_app_peripheral example from SDK 5.0.2.1 Now I want to retarget this project to DA14586, since that is the recommended part. What is the best way to do this? Thanks.

    May 21, 2020
View All Results from Support Communities (9)
Support Communities

Support Communities

Get quick technical support online from Renesas Engineering Community technical staff.
Browse Articles

Knowledge Base

Browse our knowledge base for helpful articles, FAQs, and other useful resources.
Submit a Ticket

Submit a Ticket

Need to ask a technical question or share confidential information?