Features
- Four differential LVHSTL compatible outputs
- Selectable LVCMOS / LVTTL clock inputs for redundant and multiple frequency fanout applications
- Maximum output frequency: 266MHz
- Translates LVCMOS and LVTTL levels to LVHSTL levels
- Output skew: 35ps (maximum)
- Part-to-part skew: 150ps (maximum)
- Propagation delay: 1.9ns (maximum)
- 3.3V core, 1.8V operating supply
- 0°C to 70°C ambient operating temperature
- Industrial temperature information available upon request
- Available in lead-free RoHS compliant package
Description
The 8525 is a low skew, high performance 1-to-4 LVCMOS-to-LVHSTL fanout buffer. The 8525 has two selectable clock inputs thataccept LVCMOS or LVTTL input levels and translate them to LVHSTL levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin. Guaranteed output and part-to-part skew characteristics make the 8525 ideal for those applications demanding well defined performance and repeatability.
Support Communities
-
USBX HID device stuck in device stack init when interrupt OUT is enabled
Hi, I am trying to setup a HID device with interrupt-in/out on endpoint 1. however when i enable interrupt out, the firmware is stuck in a loop in the _ux_device_stack_initialize function, I dont have the USBX source so i dont know why it is ...
Jun 27, 2017 -
Crash on hw_cpm_pll_sys_on()
Hi, I have two da14683 USB Development Kit. In my system_init() function I call cm_sys_clk_init(sysclk_PLL96); to speed up. cm_sys_clk_init() calls in turn this code where in switch_to_pll(). if (cm_poll_xtal16m_ready()) { switch_to_xtal16(); if ((type == sysclk_PLL48 ...
Apr 27, 2020 -
AI Demo- RZ/V2L
Hi, We are trying to run the AI demo given in link "https://renesas-rz.github.io/rzv_ai_sdk/latest/" . This has kernel version "5.10.175", but we are testing our RZ/V2L platform in "5.10.184" kernel version. Can you ...
Mar 19, 2024
Support Communities
