Skip to main content
Renesas Electronics Corporation - June is Pride Month, a month to raise awareness of the rights and the culture of the LGBTQ+ community

Features

  • Eighteen LVCMOS/LVTTL outputs, 23Ω typical output impedance
  • Selectable LVCMOS_CLK or LVPECL clock inputs
  • PCLK, nPCLK pair can accept the following differential input levels: LVPECL, SSTL
  • LVCMOS_CLK supports the following input types: LVCMOS or LVTTL
  • Maximum output frequency: 175MHz
  • Additive phase jitter, RMS: 0.108ps (typical), 3.3V/3.3V
  • Output skew: 115ps (maximum)
  • Part-to-part skew: 800ps (maximum), 3.3V/3.3V
  • Operating supply modes:
    Core/Output
    3.3V/3.3V
    3.3V/2.5V
    2.5V/2.5V
  • -40°C to 85°C ambient operating temperature
  • Available in lead-free (RoHS 6) package

Description

The 83940I-01 is a low skew, 1-to-18 LVPECL-to-LVCMOS/ LVTTL Fanout Buffer. The 83940I-01 has two selectable clock inputs. The PCLK, nPCLK pair can accept LVPECL or SSTL input levels. The single-ended clock input accepts LVCMOS or LVTTL input levels. The 83940I-01 is characterized at full 3.3V, full 2.5V and mixed 3.3V input and 2.5V output operating supply modes. Guaranteed output and part-to-part skew characteristics make the 83940I-01 ideal for those clock distribution applications demanding well defined performance and repeatability.

Part NumberStatusSamplesStockPackageLead Count (#)Carrier TypeMoisture Sensitivity Level (MSL)Qty. per Reel (#)Qty. per Carrier (#)Pb (Lead) FreePb Free CategoryTemp. Range (°C)
83940DYI-01LFObsoleteN/AIn StockTQFP32#Tray30250#Yese3 Sn-40 to 85°C
83940DYI-01LFTObsoleteN/AIn StockTQFP32#Reel32000#0Yese3 Sn-40 to 85°C
Support Communities

Support Communities

Get quick technical support online from Renesas Engineering Community technical staff.
Browse Articles

Knowledge Base

Browse our knowledge base for helpful articles, FAQs, and other useful resources.
Submit a Ticket

Submit a Ticket

Need to ask a technical question or share confidential information?