Renesas Electronics Corporation
Search

9DB633

Active

6-output 3.3 V PCIe Gen1-2-3 Zero Delay / Fanout Buffer

Order Now

Features

  • 6 - 0.7 V current mode differential HCSL output pairs
  • Cycle-to-cycle jitter < 50 ps
  • Output-to-output skew < 50 ps
  • PCIe Gen3 phase jitter < 1.0 ps RMS
  • OE# pins/Suitable for Express Card applications
  • PLL or bypass mode/PLL can dejitter incoming clock
  • Selectable PLL bandwidth/minimizes jitter peaking in downstream PLL's
  • Spread Spectrum Compatible/tracks spreading input clock for low EMI
  • SMBus Interface/unused outputs can be disabled
Find Other Products in Application-Specific Clocks
9DB633 - Block Diagram
9DB633 - Pinout
9DB633 - Block Diagram
9DB633 - Pinout

Description

The 9DB633 zero-delay buffer supports PCIe Gen3 requirements, while being backwards compatible to PCIe Gen2 and Gen1. The 9DB633 is driven by a differential SRC output pair from an IDT 932S421 or 932SQ420 or equivalent main clock generator. It attenuates jitter on the input clock and has a selectable PLL bandwidth to maximize performance in systems with or without Spread-Spectrum clocking. An SMBus interface allows control of the PLL bandwidth and bypass options, while 2 clock request (OE#) pins make the 9DB633 suitable for Express Card applications.

Parameters

Attributes Value
Temp. Range (°C) -40 to 85°C, 0 to 70°C

Package Options

Pkg. Type Pkg. Dimensions (mm) Lead Count (#) Pitch (mm)
TSSOP 9.7 x 4.4 x 1.0 28 0.65

Applied Filters:

Loading
Loading

This is the first video in our PCIe series. In this video, we define PCIe architectures, focusing on common and separate clock architectures. Watch the rest of the video series below where Ron will cover the impact of different timing architectures.

Loading Loading