Skip to main content
2.5V Programmable Skew Dual PLL Clock Driver

Package Information

Pkg. Type: CABGA
Pkg. Code: BFG96
Lead Count (#): 96
Pkg. Dimensions (mm): 13.5 x 5.5 x 1.4
Pitch (mm): 0.8

Environmental & Export Classifications

Pb (Lead) Free Yes
ECCN (US) EAR99
HTS (US) 8542.39.0090
Moisture Sensitivity Level (MSL) 3

Product Attributes

Pkg. Type CABGA
Lead Count (#) 96
Pb (Lead) Free Yes
Carrier Type Tray
Length (mm) 13.5
MOQ 135
Moisture Sensitivity Level (MSL) 3
Package Area (mm²) 74.3
Pb Free Category e1 SnAgCu
Pitch (mm) 0.8
Pkg. Dimensions (mm) 13.5 x 5.5 x 1.4
Published No
Qty. per Carrier (#) 270
Qty. per Reel (#) 0
Requires Terms and Conditions Does not require acceptance of Terms and Conditions
Tape & Reel No
Temp. Range (°C) -40 to 85°C
Thickness (mm) 1.4
Width (mm) 5.5

Description

The 5T9955 is a high fanout 2.5V PLL based clock driver intended for high performance computing and data-communications applications. A key feature of the programmable skew is the ability of outputs to lead or lag the REF input signal. The 5T9955 has sixteen programmable skew outputs in eight banks of 2. The two separate PLLs allow the user to independently control A and B banks. Skew is controlled by 3-level input signals that may be hard-wired to appropriate high-mid-low levels. The feedback input allows divide-by-functionality from 1 to 12 through the use of the xDS[1:0] inputs. This provides the user with frequency multiplication from 1 to 12 without using divided outputs for feedback. When the xsOE pin is held low, all the xbank outputs are synchronously enabled. However, if xsOE is held high, all the xbank outputs except x2Q0 and x2Q1 are synchronously disabled. The xLOCK output is high when the xbank PLL has achieved phase lock. Furthermore, when xPE is held high, all the outputs are synchronized with the positive edge of the REF clock input. When xPE is held low, all the outputs are synchronized with the negative edge of REF. The 5T9955 has LVTTL outputs with 12mA balanced drive outputs.