The 71V547 3.3V CMOS SRAM is organized as 128K x 36 bits. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus it has been given the name ZBTTM, or Zero Bus Turn-around. The 71V547 contains address, data-in and control signal registers. The outputs are flow-through (no output data register). In the burst mode, it can provide four cycles of data for a single address presented to the SRAM.


  • High performance system speed - 95 MHz
  • (8ns Clock-to-Data Access)
  • ZBTTM Feature - No dead cycles between write and read
  • cycles
  • Internally synchronized signal eliminates the need to
  • control OE
  • Single R/W (READ/WRITE) control pin
  • 4-word burst capability (Interleaved or linear)
  • Individual byte write (BW1 - BW4) control (May tie active)
  • Three chip enables for simple depth expansion
  • Single 3.3V power supply (±5%)
  • Available in 100-pin TQFP package




Design & Development