特長
- 4 - 0.7 V current mode differential HCSL output pairs
- 1 - 3.3 V LVTTL REF output
- Pin-to-Pin with 9FG104D/Easy upgrade to PCIe Gen3
- Generates common frequencies from 14.318 MHz or 25 MHz; single part supports multiple applications
- Provides copy of reference output; eliminates need for additional crystal or oscillator
- Unused outputs may be disabled in Hi-Z save system power
- Device may be configured by SMBus and/or strap pins; can be used in systems without SMBus
- Cycle-to-cycle jitter: < 50 ps with 25 MHz input
- Output-to-output skew: <50 ps
- Phase jitter: PCIe Gen3 < 1 ps RMS
- Phase jitter: QPI 9.6 GB/s < 0.2 ps RMS
- 10 ppm synthesis error with 25 MHz input and Spread Off
説明
The 9FG430 is a Frequency Timing Generator that provides 4 HCSL differential output pairs. These outputs support PCI-Express Gen3, and QPI applications. The part supports Spread Spectrum and synthesizes several additional output frequencies from either a 14.31818 MHz crystal, a 25 MHz crystal or reference input clock. The 9FG430 also outputs a copy of the reference clock. Complete control of the device is available via strapping pins or via the SMBus interface.
適用されたフィルター
フィルター
ソフトウェア/ツール
サンプルコード
シミュレーションモデル
This is the first video in our PCIe series. In this video, we define PCIe architectures, focusing on common and separate clock architectures. Watch the rest of the video series below where Ron will cover the impact of different timing architectures.
In this episode, Ron Wade from IDT (acquired by Renesas) explains PCIe common clocking and its impact on timing solutions. Learn about using a single clock source, fan-out buffers, and the considerations for spread spectrum and non-spread spectrum clocking in PCIe systems.
In this video, we explore PCIe with separate reference clocks and the effects of clock selection. Learn how separate reference clocks work and their impact on system performance and stability.
This video provides a high-level overview of Separate Reference Clock with Independent Spread (SRIS) architectures for PCI Express systems, additional performance requirements that this clocking architecture imposes on the reference clocks, and some system implications encountered trying to implement the architecture.
 
 
 
