Package Information
| Pkg. Type: | VFQFPN |
| Pkg. Code: | NDG48 |
| Lead Count (#): | 48 |
| Pkg. Dimensions (mm): | 6.0 x 6.0 x 0.9 |
| Pitch (mm): | 0.4 |
Environmental & Export Classifications
| Moisture Sensitivity Level (MSL) | 3 |
| Pb (Lead) Free | Yes |
| ECCN (US) | EAR99 |
| HTS (US) | 8542.39.0090 |
Product Attributes
| Lead Count (#) | 48 |
| Carrier Type | Reel |
| Moisture Sensitivity Level (MSL) | 3 |
| Qty. per Reel (#) | 2500 |
| Qty. per Carrier (#) | 0 |
| Pb (Lead) Free | Yes |
| Pb Free Category | e3 Sn |
| Temp. Range (°C) | -40 to 85°C |
| Country of Assembly | Thailand |
| Country of Wafer Fabrication | Taiwan |
| Accepts Spread Spec Input | Yes |
| Additive Phase Jitter Typ RMS (fs) | 300 |
| Additive Phase Jitter Typ RMS (ps) | 0.3 |
| Advanced Features | Multiple SMBus addresses |
| App Jitter Compliance | PCIe Gen1, PCIe Gen2, PCIe Gen3, PCIe Gen4, PCIe Gen5 |
| Architecture | Common, SRNS, SRIS |
| C-C Jitter Max P-P (ps) | 50 |
| Core Voltage (V) | 3.3 |
| Diff. Input Signaling | HCSL |
| Diff. Inputs | 1 |
| Diff. Output Signaling | LP-HCSL |
| Diff. Outputs | 9 |
| Diff. Termination Resistors | 0 |
| Feedback Input | No |
| Function | Fanout Buffer |
| Input Freq (MHz) | 1 - 200 |
| Input Type | HCSL |
| Inputs (#) | 1 |
| Length (mm) | 6 |
| MOQ | 2500 |
| NXP Processor Function | SerDes Clock |
| Output Banks (#) | 1 |
| Output Freq Range (MHz) | 1 - 200 |
| Output Impedance | 85 |
| Output Skew (ps) | 50 |
| Output Type | LP-HCSL |
| Output Voltage (V) | 0.8 |
| Outputs (#) | 6 |
| PLL | No |
| Package Area (mm²) | 25 |
| Pitch (mm) | 0.4 |
| Pkg. Dimensions (mm) | 6.0 x 6.0 x 0.9 |
| Pkg. Type | VFQFPN |
| Power Consumption Typ (mW) | 165 |
| Prog. Clock | No |
| Published | No |
| Reel Size (in) | 13 |
| Reference Output | No |
| Spread Spectrum | Yes |
| Supply Voltage (V) | 3.3 - 3.3 |
| Tape & Reel | Yes |
| Thickness (mm) | 0.9 |
| Width (mm) | 6 |
Resources for 9DBL0951
Description
The 9DBL0951 9-output 3.3V PCIe fanout clock buffer is a member of Renesas' 3.3V full-featured PCIe clock family. The 9DBL0951 supports PCIe Gen 1-4 Common Clocked (CC) and PCIe Separate Reference Independent Spread (SRIS) systems. The device's integrated output terminations provide a direct connection to 85Ω transmission lines. The 9DBL09P1 can be factory programmed with a user-defined power-up default SMBus configuration.
For information regarding evaluation boards and material, please contact your local sales representative.