Skip to main content
Low Skew, 1-to-6 LVCMOS/LVTTL Clock Multiplier/Zero Delay Buffer

Package Information

Lead Count (#) 32
Pkg. Type TQFP
Pkg. Code PRG32
Pitch (mm) 0.8
Pkg. Dimensions (mm) 7.0 x 7.0 x 1.4

Environmental & Export Classifications

Pb (Lead) Free Yes
ECCN (US) NLR
HTS (US) 8542390000
Moisture Sensitivity Level (MSL) 3

Product Attributes

Pkg. Type TQFP
Lead Count (#) 32
Pb (Lead) Free Yes
Carrier Type Tray
Advanced Features Feedback Input
C-C Jitter Max P-P (ps) 45
Core Voltage (V) 3.3
Feedback Input Yes
Input Freq (MHz) 0 - 240
Input Type LVCMOS, LVDS, LVPECL, HSTL, SSTL, HCSL
Inputs (#) 2
Length (mm) 7
MOQ 250
Moisture Sensitivity Level (MSL) 3
Output Banks (#) 3
Output Freq Range (MHz) 0 - 240
Output Skew (ps) 165
Output Type LVCMOS
Output Voltage (V) 3.3
Outputs (#) 6
Package Area (mm²) 49.0
Pb Free Category e3 Sn
Pitch (mm) 0.8
Pkg. Dimensions (mm) 7.0 x 7.0 x 1.4
Prog. Clock No
Qty. per Carrier (#) 250
Qty. per Reel (#) 0
Requires Terms and Conditions Does not require acceptance of Terms and Conditions
Tape & Reel No
Temp. Range -40 to +85°C
Thickness (mm) 1.4
Width (mm) 7

Description

The 87931I-147 is a low voltage, low skew LVCMOS/LVTTL Clock Multiplier/Zero Delay Buffer. With output frequencies up to 240MHz, the 87931I is targeted for high performance clock applications. Along with a fully integrated PLL, the 87931I-147 contains frequency configurable outputs and an external feedback input for regenerating clocks with "zero delay". Selectable clock inputs, CLK1 and differential CLK0, nCLK0 support redundant clock applications. The CLK_SEL input determines which reference clock is used. The output divider values of Bank A, B and C are controlled by the DIV_SELA, DIV_SELB and DIV_SELC, respectively. For test and system debug purposes, the PLL_SEL input allows the PLL to be bypassed. When LOW, the nMR input resets the internal dividers and forces the outputs to the high impedance state. The effective fanout of the 87931I-147 can be increased to 12 by utilizing the ability of each output to drive two series terminated transmission lines.