Overview
Description
The 723646 is a 1K x 36 x 2 Triple Bus sync FIFO memory which supports clock frequencies up to 83 MHz and has read access times as fast as 8 ns. FIFO data can be read out and written using either 18-bit or 9-bit formats with a choice of Big- or Little-Endian configurations. The clocks for each port are independent of one another and can be asynchronous or coincident. Communication between each port may bypass the FIFOs via two mailbox registers. These devices can operate in the IDT Standard mode or First Word Fall Through mode.
Features
- Two independent FIFOs buffer data between one bidirectional 36-bit port and two unidirectional 18-bit ports
- 18-bit (word) and 9-bit (byte) bus sizing of 18 bits (word)
- Select IDT Standard timing or First Word Fall Through Timing
- Programmable Almost-Empty and Almost-Full flags
- Serial or parallel programming of partial flags
- Master Reset clears data and configures FIFO, Partial Reset clears data but retains configuration settings
- Mailbox bypass registers for each FIFO
- Auto power down minimizes power dissipation
- Available in 128-pin TQFP package
- Industrial temperature range (–40C to +85C) is available
Comparison
Applications
Design & Development
Models
ECAD Models
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on the CAD Model links in the Product Options table. If a symbol or model isn't available, it can be requested directly from SamacSys.
Product Options
Applied Filters:
Support
Support Communities
Get quick technical support online from Renesas Engineering Community technical staff.
