The RC32112A regenerates and distributes ultra-low jitter clock outputs and features up to 6 independent frequency domains that can be either locked to the external reference clock or locked to a free-run crystal or oscillator. Digital PLLs (DPLLs) support hitless reference switching between references from redundant timing sources. The device supports multiple independent timing channels for: IEEE 1588 clock synthesis; SyncE clock generation; jitter attenuation and radio clock generation including SYSREF generation for converters. Input-to-input, input-to-output and output-to-output phase skew can all be precisely managed. The device outputs ultra-low-jitter clocks that can directly synchronize SERDES running at up to 56Gbps; as well as CPRI/OBSAI, SONET/SDH ADC/DAC. The device is ideal for use in 100G/200G/400G/800G telecom switch line cards, fabric cards and wireless small cell applications.
|
|
|
---|---|---|
Type | Title | Date |
Datasheet | PDF 2.54 MB | |
Application Note | PDF 704 KB | |
Application Note | PDF 164 KB | |
Guide | PDF 2.93 MB | |
Overview | PDF 320 KB | |
Application Note | PDF 1.92 MB | |
Application Note | PDF 2.13 MB | |
Guide | PDF 10.53 MB | |
Application Note | PDF 1.62 MB | |
Application Note | PDF 354 KB | |
Application Note | PDF 390 KB | |
Application Note | PDF 880 KB | |
Guide | PDF 2.40 MB | |
Application Note | PDF 584 KB | |
Product Change Notice | PDF 301 KB | |
Application Note | PDF 162 KB | |
Application Note | PDF 739 KB | |
Application Note | PDF 633 KB | |
Product Change Notice | PDF 123 KB | |
Product Change Notice | PDF 435 KB | |
Application Note | PDF 479 KB | |
Application Note | PDF 442 KB | |
Application Note | PDF 566 KB | |
Application Note | PDF 976 KB | |
Application Note | PDF 659 KB | |
Application Note | PDF 324 KB | |
Schematic | PDF 206 KB | |
27 items
|
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.
Select an orderable part number:
Orderable Part ID | Sample |
---|---|
RC32112A000GN2#BB0 | Availability |
Introducing the IDT ClockMatrix™ family of devices - high-performance, precision timing solutions designed to simplify clock designs for applications with up to 100 Gbps interface speeds.
They can be used anywhere in a system to perform critical timing functions, such as clock generation, frequency translation, jitter attenuation and phase alignment. A range of devices in the family support BBU, OTN, SyncE, synthesizer and jitter attenuator applications with several density options for each.
For more information, visit www.idt.com/clockmatrix.