メインコンテンツに移動
8:1 Differential-to-3.3V Or 2.5V LVPECL/ECL Clock Multiplexer

パッケージ情報

Lead Count (#) 24
Pkg. Code PGG24
Pitch (mm) 0.65
Pkg. Type TSSOP
Pkg. Dimensions (mm) 7.8 x 4.4 x 1.0

環境及び輸出分類情報

Moisture Sensitivity Level (MSL) 1
Pb (Lead) Free Yes
ECCN (US) EAR99
HTS (US) 8542.39.0090

製品スペック

Lead Count (#) 24
Carrier Type Reel
Moisture Sensitivity Level (MSL) 1
Qty. per Reel (#) 3000
Qty. per Carrier (#) 0
Pb (Lead) Free Yes
Pb Free Category e3 Sn
Temp. Range -40 to 85°C
Additive Phase Jitter Typ RMS (fs) 75
Additive Phase Jitter Typ RMS (ps) 0.075
Core Voltage (V) 2.5, 3.3
Function Multiplexer
Input Freq (MHz) 0 - 2500
Input Type LVDS, LVPECL, SSTL
Inputs (#) 8
Length (mm) 7.8
MOQ 3000
Output Banks (#) 1
Output Freq Range (MHz) 0 - 2500
Output Type LVPECL
Output Voltage (V) 2.5, 3.3
Outputs (#) 1
Package Area (mm²) 34.3
Pitch (mm) 0.65
Pkg. Dimensions (mm) 7.8 x 4.4 x 1.0
Pkg. Type TSSOP
Reel Size (in) 13
Requires Terms and Conditions Does not require acceptance of Terms and Conditions
Tape & Reel Yes
Thickness (mm) 1.0
Width (mm) 4.4

説明

The 853S058I is an 8:1 Differential-to-3.3V or 2.5V LVPECL / ECL Clock Multiplexer which can operate up to 2.5 GHz. The 853S058I has 8 differential selectable clock inputs. The PCLK, nPCLK input pairs can accept LVPECL, LVDS or SSTL levels. The fully differential architecture and low propagation delay make it ideal for use in clock distribution circuits. The select pins have internal pulldown resistors. The SEL2 pin is the most significant bit and the binary number applied to the select pins will select the same numbered data input (i.e., 000 selects PCLK0, nPCLK0).