Renesas Electronics Corporation
Search

9DB403D

Active

4-output Differential Buffer For PCIe Gen1-2

Order Now

Features

  • 4 - 0.7 V current-mode differential output pairs
  • Supports zero delay buffer mode and fanout mode
  • Bandwidth programming available
  • 50-100 MHz operation in PLL mode
  • 50-400 MHz operation in Bypass mode
  • Spread spectrum modulation tolerant, 0 to -0.5% down spread and +/- 0.25% center spread.
  • Supports undriven differential outputs in PD# and SRC_STOP# modes for power management.
  • Outputs cycle-cycle jitter < 50 ps
  • Outputs skew: 50 ps
  • Phase jitter: PCIe Gen1 < 86 ps peak to peak
  • Phase jitter: PCIe Gen2 < 3.0/3.1 ps rms
  • 28-pin SSOP/TSSOP package
  • Available in RoHS compliant packaging
  • Supports Commercial (0 to +70°C) and Industrial (-40 to +85°C) temperature ranges
Find Other Products in Application-Specific Clocks
9DB403D - Block Diagram
9DB403D - Pinout
9DB403D - Block Diagram
9DB403D - Pinout

Description

The 9DB403 is compatible with the Intel DB400v2 Differential Buffer Specification. This buffer provides 4 PCI Express® Gen2 clocks. The 9DB403 is driven by a differential output pair from a CK410B+, CK505 or CK509B main clock generator.

Parameters

Attributes Value
Temp. Range (°C) -40 to 85°C, 0 to 70°C

Package Options

Pkg. Type Pkg. Dimensions (mm) Lead Count (#) Pitch (mm)
SSOP 10.2 x 5.3 x 1.73 28 0.65
TSSOP 9.7 x 4.4 x 1.0 28 0.65

Applied Filters:

Loading
Loading

This is the first video in our PCIe series. In this video, we define PCIe architectures, focusing on common and separate clock architectures. Watch the rest of the video series below where Ron will cover the impact of different timing architectures.

Loading Loading