Package Information
| Lead Count (#) | 28 |
| Pkg. Code | LJZ |
| Pitch (mm) | 0.65 |
| Pkg. Type | QFN |
| Pkg. Dimensions (mm) | 5.99 x 5.99 x 0.90 |
Environmental & Export Classifications
| Moisture Sensitivity Level (MSL) | 3 |
| Pb (Lead) Free | Yes |
| ECCN (US) | EAR99 |
| RoHS (ISL6532ACRZ-T) | Download |
| HTS (US) |
Product Attributes
| Lead Count (#) | 28 |
| Carrier Type | Reel |
| Moisture Sensitivity Level (MSL) | 3 |
| Pb (Lead) Free | Yes |
| Pb Free Category | Pb-Free 100% Matte Tin Plate w/Anneal-e3 |
| Temp. Range | 0 to +70°C |
| Length (mm) | 6 |
| MOQ | 4000 |
| Parametric Category | Multiphase DC/DC Switching Controllers |
| Pitch (mm) | 0.7 |
| Pkg. Dimensions (mm) | 6.0 x 6.0 x 0.90 |
| Pkg. Type | QFN |
| Qualification Level | Standard |
| Thickness (mm) | 0.9 |
| Width (mm) | 6 |
Description
The ISL6532A provides a complete ACPI compliant power solution for up to 4 DIMM dual channel DDR/DDR2 Memory systems. Included are both a synchronous buck controller and integrated LDO to supply VDDQ with high current during S0/S1 states and standby current during S3 state. During S0/S1 state, a fully integrated sink-source regulator generates an accurate (VDDQ/2) high current VTT voltage without the need for a negative supply. A buffered version of the VDDQ/2 reference is provided as VREF. An LDO controller is also integrated for AGP core voltage regulation. The switching PWM controller drives two N-Channel MOSFETs in a synchronous-rectified buck converter topology. The synchronous buck converter uses voltage-mode control with fast transient response. Both the switching regulator and standby LDO provide a maximum static regulation tolerance of ±2% over line, load, and temperature ranges. The output is user-adjustable by means of external resistors down to 0. 8V. Switching memory core output between the PWM regulator and the standby LDO during state transitions is accomplished smoothly via the internal ACPI control circuitry. The NCH signal provides synchronized switching of a backfeed blocking switch during the transitions eliminating the need to route 5V Dual to the memory supply. An integrated soft-start feature brings all outputs into regulation in a controlled manner when returning to S0/S1 state from any sleep state. During S0 the PGOOD signal indicates VTT is within spec and operational. Each output is monitored for under and overvoltage events. The switching regulator has overcurrent protection. Thermal shutdown is integrated.