The 2402 is a high-performance Zero Delay Buffer (ZDB) which integrates IDT's proprietary analog/digital Phase-Locked Loop (PLL) techniques. The chip is part of IDT's ClockBlocksTM family and was designed as a performance upgrade to meet today's higher speed and lower voltage requirements. The zero delay feature means that the rising edge of the input clock aligns with the rising edges of both output clocks, giving the appearance of no delay through the device. The 2402 is ideal for synchronizing outputs in a large variety of systems, from personal computers to data communications to graphics/video. By allowing off-chip feedback paths, the device can eliminate the delay through other devices.
Title | Type | Date | |
---|---|---|---|
PDF236 KB
|
Datasheet
|
||
PDF91 KB
|
Application Note
|
||
PDF1.99 MB
|
Application Note
|
||
PDF322 KB
|
Application Note
|
||
PDF170 KB
|
Application Note
|
||
PDF146 KB
|
Application Note
|
||
PDF495 KB
|
Application Note
|
||
PDF442 KB
|
Application Note
|
||
PDF153 KB
|
Application Note
|
||
PDF565 KB
|
Application Note
|
||
PDF294 KB
|
Application Note
|
||
PDF218 KB
|
End Of Life Notice
|
||
PDF217 KB
|
Overview
|
||
PDF1.83 MB
|
Overview
|
||
PDF611 KB
|
Product Change Notice
|
||
PDF611 KB
|
Product Change Notice
|
||
PDF95 KB
|
Product Change Notice
|
||
PDF50 KB
|
Product Change Notice
|
||
PDF361 KB
|
Product Change Notice
|
||
PDF254 KB
|
Product Change Notice
|
||
PDF223 KB
|
Product Change Notice
|
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.