The 8V19N480 is a fully integrated FemtoClock® NG jitter attenuator and clock synthesizer designed as a high-performance clock solution for conditioning and frequency/phase management of wireless base station radio equipment boards. The device is optimized to deliver excellent phase noise performance as required in GSM, WCDMA, LTE, LTE-A radio board implementations. The device supports JESD204B subclass 0 and 1 clocks.
A two-stage PLL architecture supports both jitter attenuation and frequency multiplication. The first stage PLL is the jitter attenuator and uses an external VCXO for best possible phase noise characteristics. The second stage PLL locks on the VCXO-PLL output signal and synthesizes the target frequency.
The device supports the clock generation of high-frequency clocks from the selected VCO and low-frequency system reference signals (SYSREF). SYSREF signals are internally synchronized to the clock signals. Delay functions exist for achieving alignment and controlled phase delay between system reference and clock signals and to align/delay individual output signals. The four redundant inputs are monitored for activity. Four selectable clock switching modes are provided to handle clock input failure scenarios. Auto-lock, individually programmable output frequency dividers and phase adjustment capabilities are added for flexibility. The device is configured through a 3-wire SPI interface and reports lock and signal loss status in internal registers and via a lock detect (LOCK) output. Internal status bit changes can also be reported via the nINT output. The device is ideal for driving converter circuits in wireless infrastructure, radar/imaging and instrumentation/medical applications.
For information regarding evaluation boards and material, please contact your local sales representative.
|PDF 1.15 MB||Datasheet|
|PDF 91 KB||Application Note|
|PDF 1.99 MB||Application Note|
|PDF 331 KB||Overview|
|PDF 648 KB||Application Note|
|PDF 975 KB||Application Note|
|PDF 495 KB||Application Note|
|PDF 115 KB||Application Note|
|PDF 233 KB||Application Note|
|PDF 565 KB||Application Note|
|PDF 438 KB||Application Note|
|TCP 4.38 MB||Software & Tools - Other|
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.
|Benefits of a Point-of-Use Clock for Jitter Optimization||Blog Post||Apr 27, 2021|
|IDT Introduces Timing Solutions for Cavium Processors||News||Dec 18, 2017|