The Renesas Digital PLLs (DPLLs) for IEEE 1588 and synchronous Ethernet are designed for synchronization over packet switched networks. For IEEE 1588 applications, the embedded Digitally Controlled Oscillators (DCOs) can be used as low-jitter synthesizers for IEEE 1588 clock recovery algorithms. For synchronous Ethernet applications, the DPLLs comply with ITU-T recommendations for (synchronous Ethernet Equipment Clocks (EECs); these devices also comply with SONET/SDH, PDH and TDM synchronization requirements. The Renesas DPLLs can be switched between IEEE 1588 DCO and SyncE modes; and they provide capabilities such as selectable loop filters, holdover, hitless reference switching, phase slope limiting, and clock redundancy.

Download the Altera and IDT Synchronous Ethernet Solution for ITU-T G.8262 white paper

About IEEE 1588

IEEE 1588 is a precision time protocol (PTP) used to synchronize clocks throughout a computer network. On a local area network, it achieves clock accuracy in the sub-microsecond range, making it suitable for measurement and control systems. The IEEE 1588 standard defines a master-slave architecture for clock distribution, consisting of one or more network segments, and one or more clocks. Renesas addresses IEEE 1588 clocking needs with an industry-leading portfolio of high-performance solutions.

About Synchronous Ethernet (SyncE)

Synchronous Ethernet is an ITU-T standard for computer networking that defines how clock signals are transferred over the Ethernet physical layer. The purpose of synchronous Ethernet is to provide a synchronization signal to various resources over a network. The synchronous Ethernet signal is transmitted over the Ethernet physical layer and should be traceable to an external clock. Applications include routers, multi-service switching platforms, Passive Optical Networks (PON), and Digital Subscriber Line Access Multiplexers (DSLAMs). As the only supplier with all of the different timing components to provide complete solutions, Renesas is uniquely positioned to meet the needs of communication equipment suppliers and offer compelling solutions for all timing fabric architectures.

Documentation

Type Title Date
Overview PDF 1.31 MB
Overview PDF 263 KB
White Paper PDF 299 KB
3 items
ClockMatrix™2 System Synchronizer Overview

The ClockMatrix™ 2 family of devices are high-performance, precision timing solutions designed to simplify clock designs for applications with up to 800Gbps interface speeds. This second-generation family delivers improved performance with phase jitter as low as 88fs RMS. The highly integrated devices serve as full-function IEEE 1588 synchronization clocks and ultra-low jitter reference clocks for synchronous Ethernet PHYs with data rates up to 112Gbps PAM-4, reducing design complexity and bill of materials (BOM). Visit renesas.com/clockmatrix to learn more.