The RC38612 RAN synchronizer regenerates and distributes ultra-low jitter; precision timing signals that are locked to IEEE 1588 and Synchronous Ethernet (SyncE) reference sources elsewhere in a system. The device can be used to precisely synchronize IEEE 1588 Time Stamp Units (TSUs) and SyncE ports on wireless baseband, DU, CU, RU, fronthaul or backhaul networks. Digital PLLs (DPLLs) support hitless reference switching between references from redundant timing sources. The device can be used to actively measure and compensate for clock propagation delays across backplanes and across circuit boards to ensure the distribution of accurate time and phase with minimal time error between IEEE 1588 TSUs in a system. The device supports multiple independent timing channels for: IEEE 1588 clock synthesis; SyncE clock generation; jitter attenuation and radio clock generationi including SYSREF generation for converters. Input-to-input, input-to-output and output-to-output phase skew can all be precisely managed. The device outputs ultra-low-jitter clocks that can directly synchronize SERDES running at up to 28Gbps; as well as CPRI/OBSAI, SONET/SDH ADC/DAC and IEEE 1588 TSUs.
To see other devices in this product family, visit the ClockMatrix Timing Solutions page.
Title | Type | Date | |
---|---|---|---|
PDF2.23 MB
|
Datasheet
|
||
PDF199 KB
|
Application Note
|
||
PDF164 KB
|
Application Note
|
||
PDF140 KB
|
Application Note
|
||
PDF84 KB
|
Application Note
|
||
PDF57 KB
|
Application Note
|
||
PDF1.69 MB
|
Application Note
|
||
PDF1.16 MB
|
Application Note
|
||
PDF1.92 MB
|
Application Note
|
||
PDF2.13 MB
|
Application Note
|
||
PDF1.62 MB
|
Application Note
|
||
PDF354 KB
|
Application Note
|
||
PDF390 KB
|
Application Note
|
||
PDF880 KB
|
Application Note
|
||
PDF584 KB
|
Application Note
|
||
PDF162 KB
|
Application Note
|
||
PDF739 KB
|
Application Note
|
||
PDF633 KB
|
Application Note
|
||
PDF479 KB
|
Application Note
|
||
PDF442 KB
|
Application Note
|
||
PDF566 KB
|
Application Note
|
||
PDF976 KB
|
Application Note
|
||
PDF659 KB
|
Application Note
|
||
PDF324 KB
|
Application Note
|
||
PDF43 KB
|
Device Errata
|
||
PDF2.93 MB
|
Guide
|
||
PDF10.53 MB
|
Guide
|
||
PDF2.40 MB
|
Guide
|
||
XLSX393 KB
|
Other
|
||
PDF320 KB
|
Overview
|
||
PDF1.83 MB
|
Overview
|
||
PDF550 KB
|
Product Change Notice
|
||
PDF109 KB
|
Product Change Notice
|
||
PDF301 KB
|
Product Change Notice
|
||
PDF123 KB
|
Product Change Notice
|
||
PDF435 KB
|
Product Change Notice
|
||
PDF206 KB
|
Schematic
|
||
PDF400 KB
|
White Paper
|
This is the evaluation kit for the Renesas RC38612 ClockMatrix Radio Access Network Equipment Synchronizer. This is the superset device and can also be used to evaluate...
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.
Introducing the IDT ClockMatrix™ family of devices - high-performance, precision timing solutions designed to simplify clock designs for applications with up to 100 Gbps interface speeds.
They can be used anywhere in a system to perform critical timing functions, such as clock generation, frequency translation, jitter attenuation and phase alignment. A range of devices in the family support BBU, OTN, SyncE, synthesizer and jitter attenuator applications with several density options for each.
For more information, visit www.idt.com/clockmatrix.
Selecting the Best Device for Converter Clocking Applications | Blog Post | Feb 1, 2022 |