Overview

The RC38612 RAN synchronizer regenerates and distributes ultra-low jitter; precision timing signals that are locked to IEEE 1588 and Synchronous Ethernet (SyncE) reference sources elsewhere in a system. The device can be used to precisely synchronize IEEE 1588 Time Stamp Units (TSUs) and SyncE ports on wireless baseband, DU, CU, RU, fronthaul or backhaul networks. Digital PLLs (DPLLs) support hitless reference switching between references from redundant timing sources. The device can be used to actively measure and compensate for clock propagation delays across backplanes and across circuit boards to ensure the distribution of accurate time and phase with minimal time error between IEEE 1588 TSUs in a system. The device supports multiple independent timing channels for: IEEE 1588 clock synthesis; SyncE clock generation; jitter attenuation and radio clock generationi including SYSREF generation for converters. Input-to-input, input-to-output and output-to-output phase skew can all be precisely managed.  The device outputs ultra-low-jitter clocks that can directly synchronize SERDES running at up to 28Gbps; as well as CPRI/OBSAI, SONET/SDH ADC/DAC and IEEE 1588 TSUs.

To see other devices in this product family, visit the ClockMatrix Timing Solutions page.

  • Six independent timing channels
  • Jitter output below 150fs RMS (typical)
  • Digital PLLs (DPLLs) lock to any frequency from 1kHz to 1GHz
  • DPLLs / Digitally Controlled Oscillators (DCOs) generate any frequency from 0.5Hz to 1GHz
  • DCO outputs can be aligned in phase and frequency with the outputs of any DPLL or DCO
  • IEEE 1588 Support:
    • Precise (1ps) resolution for phase measurement and control
    • All outputs/inputs can be configured to decode/encode PWM clock signals
    • PWM can be used to transmit and receive embedded frame and sync pulses; as well as Time of Day (ToD) and other data
  • Reference monitors qualify/disqualify references depending on LOS, activity, frequency monitoring and/or LOS input pins
  • Automatic reference selection state machines select the active reference for each DPLL based on the reference monitors, priority tables, revertive / non-revertive and other programmable settings
  • Device requires a crystal oscillator or fundamental-mode crystal: 25MHz to 54MHz
  • The device can configure itself automatically after reset via:
    • Internal Customer-programmable One-Time Programmable memory 
    • Standard external I2C EPROM via separate I2C Master Port

Documentation

Title Type Date
PDF1.90 MB
Datasheet
PDF1.92 MB
Application Note
PDF2.13 MB
Application Note
PDF1.62 MB
Application Note
PDF354 KB
Application Note
PDF148 KB
Application Note
PDF390 KB
Application Note
PDF880 KB
Application Note
PDF584 KB
Application Note
PDF162 KB
Application Note
PDF739 KB
Application Note
PDF633 KB
Application Note
PDF479 KB
Application Note
PDF442 KB
Application Note
PDF566 KB
Application Note
PDF976 KB
Application Note
PDF659 KB
Application Note
PDF324 KB
Application Note
PDF43 KB
Device Errata
PDF2.93 MB
Guide
PDF10.53 MB
Guide
PDF2.40 MB
Guide
XLSX393 KB
Other
PDF320 KB
Overview
PDF1.83 MB
Overview
PDF109 KB
Product Change Notice
PDF301 KB
Product Change Notice
PDF123 KB
Product Change Notice
PDF435 KB
Product Change Notice
PDF206 KB
Schematic
PDF400 KB
White Paper

Design & Development

Software Downloads

Title Type Date
GZ538 KB
Software & Tools - Other
ZIP48.70 MB
Software & Tools - Other
ZIP18.02 MB
Software & Tools - Other
ZIP5 KB
Software & Tools - Other

Boards & Kits

Models

Title Type Date
ZIP2 KB
Model - BSDL
BSDL12 KB
Model - BSDL
ZIP2.55 MB
Model - IBIS
ZIP2.55 MB
Model - IBIS

Videos & Training

IDT ClockMatrix™ Timing Solution for 100Gbps Interface Speeds (IEEE 1588, OTN, and SyncE)

Introducing the IDT ClockMatrix™ family of devices - high-performance, precision timing solutions designed to simplify clock designs for applications with up to 100 Gbps interface speeds. 

They can be used anywhere in a system to perform critical timing functions, such as clock generation, frequency translation, jitter attenuation and phase alignment. A range of devices in the family support BBU, OTN, SyncE, synthesizer and jitter attenuator applications with several density options for each.

For more information, visit www.idt.com/clockmatrix.

News & Blog Posts