クロック&タイミング

ルネサスのRFバッファポートフォリオは、非常に低いノイズフロア特性と、事実上無視可能なほど低い付加位相ノイズ性能を特徴とするデバイスで構成されます。ルネサスのクロックシンクロナイザやJESD204B/C向けジッタ減衰器と併用する事で、AC特性に妥協することなく出力ファンアウトを拡大する事が出来ます。低スキューの出力は分配するクロックの位相アライメントを保ちます。シングル又はデュアルチャンネルの構成は、JESD204B/Cシステムにおけるクロックと同期信号の同時分配をサポートします。差動信号の入出力はGHzクラスの高周波数に対応しています。設定可能な位相遅延、出力信号のフォーマット、出力振幅の制御、複数デバイス間での位相アライメント制御によって、お客様のボード設計により大きなフレキシビリティを提供します。内蔵ディバイダによって高速の入力クロックから低速の出力クロックに分周する事にも対応しています。

セレクションテーブル

    Processing table
    Outputs (#)
    Inputs (#)
    Divider Value
    Channels (#)
    Input Freq (MHz)
    Output Freq Range (MHz)
    Output Skew (ps)
    Adjustable Phase
    Noise Floor (dBc/Hz)
    Additive Phase Jitter Typ RMS (fs)
    Output Type
    Supply Voltage (V)
    Advanced Features
    105°C Max. Case Temp.
    型名
    853S006I
    Low Skew,1-to-6,Differential-to-2.5V,3.3V LVPECL/ECL Fanout Buffer    		 6 2 1 0 - 2000 0 - 2000 50 No 100 LVPECL 2.5, 3.3
    853S011BI
    Low Skew,1-to-2,Differential-to-2.5V,3.3V LVPECL/ECL Fanout Buffer    		 2 1 1 0 - 2500 0 - 2500 5 No 26 ECL, LVPECL 2.5, 3.3
    853S014I
    Low Skew,1-to-5 Differential-to-2.5V,3.3V LVPECL/ECL Fanout Buffer    		 5 2 1 0 - 2000 0 - 2000 55 No 100 LVPECL 2.5, 3.3
    853S12I
    Low Skew,1-to-12,Differential-to-3.3V,2.5V LVPECL Fanout Buffer    		 12 1 1 0 - 1500 0 - 1500 50 No 60 LVPECL 2.5, 3.3
    854S01I
    2:1 Differential-to-LVDS Multiplexer    		 1 2 1 0 - 2500 0 - 2500 No 60 LVDS 3.3
    8P34S1102
    1:2 LVDS 1.8V / 2.5V Fanout Buffer for 1PPS and High-Speed Clocks    		 2 1 1 0 - 1200 0 - 1200 20 No -162 42 LVDS 1.8
    8P34S1106
    1:6 LVDS Output 1.8V Fanout Buffer    		 6 1 1 0 - 1200 0 - 1200 20 No -162 39 LVDS 1.8
    8P34S1204
    2:4 LVDS 1.8V / 2.5V Fanout Buffer for 1PPS and High-Speed Clocks    		 4 2 1 0 - 1200 0 - 1200 14 No -162 42 LVDS 1.8
    8P34S1208
    2:8 LVDS 1.8V / 2.5V Fanout Buffer for 1PPS and High-Speed Clocks    		 8 2 1 0 - 1200 0 - 1200 20 No -162 41 LVDS 1.8
    8P34S1212
    2:12 LVDS 1.8V / 2.5V Fanout Buffer for 1PPS and High-Speed Clocks    		 12 2 1 0 - 1200 0 - 1200 12 No -162 73 LVDS 1.8
    8P34S2102
    Dual 1:2 LVDS 1.8V / 2.5V Fanout Buffer for 1PPS and High-Speed Clocks    		 4 2 2 0 - 2000 0 - 2000 30 No -160 45 LVDS 1.8 Dual Buffer, Output Amplitude Control Yes
    8P34S2104
    Dual 1:4 LVDS 1.8V / 2.5V Fanout Buffer for 1PPS and High-Speed Clocks    		 8 2 2 0 - 2000 0 - 2000 30 No -160 45 LVDS 1.8 Dual Buffer, Output Amplitude Control Yes
    8P34S2106
    Dual 1:6 LVDS Output 1.8V / 2.5V Fanout Buffer    		 12 2 2 0 - 2000 0 - 2000 40 No -160 45 LVDS 1.8, 2.5 Dual Buffer, Output Amplitude Control Yes
    8P34S2106A
    Dual 1:6 LVDS Output 1.8V / 2.5V Fanout Buffer
    8P34S2108
    Dual 1:8 LVDS 1.8V / 2.5V Fanout Buffer for 1PPS and High-Speed Clocks    		 16 2 2 0 - 2000 0 - 2000 40 No -160 45 LVDS 1.8 Dual Buffer, Output Amplitude Control Yes
    8P391208
    Low Additive Jitter 2:8 Buffer with Universal Differential Outputs    		 8 2 2 0.000001 - 1000 0.000001 - 1000 100 No -153 70 CML, HCSL, LVDS, LVPECL 1.8 - 3.3
    8P791208
    Low Additive Jitter 2:8 Buffer with CMOS / Differential Outputs    		 8 2 2 100 No -156 80 LVCMOS, LVDS, LVPECL
    8P79818
    Programmable Low Additive Jitter 2:8 Buffer with Dividers and Universal Outputs    		 8 2 2, 511 2 0.000001 - 700 0.000001 - 700 100 No -154 60 CML, HCSL, LVDS, LVPECL
    8SLVD1204
    2:4, LVDS Output Fanout Buffer, 2.5V    		 4 2 1 0 - 2000 0 - 2000 20 No -160 95 LVDS 2.5
    8SLVD1204-33I
    2:4, LVDS Output Fanout Buffer, 3.3 V    		 4 2 1 0 - 2000 0 - 2000 20 No -160 95 LVDS 3.3
    8SLVD1212
    1:12, LVDS Output Fanout Buffer    		 12 2 1 0 - 2000 0 - 2000 45 No -160 65 LVDS 2.5
    8SLVD2104
    Dual 1:4, LVDS Output Fanout Buffer    		 8 2 2 0 - 2000 0 - 2000 35 No -160 105 LVDS 2.5 Dual Buffer
    8SLVP1102
    1:2,LVPECL Output Fanout Buffer    		 2 1 1 0 - 2000 0 - 2000 15 No -162 36 LVPECL 2.5, 3.3
    8SLVP1104I
    Low Phase Noise,1-to-4, 3.3V, 2.5V LVPECL Output Fanout Buffer    		 4 1 1 0 - 2000 0 - 2000 15 No -162 32 LVPECL 2.5, 3.3
    8SLVP1204
    2:4 LVPECL Output Fanout Buffer    		 4 2 1 0 - 2000 0 - 2000 64 No -160 32 LVPECL 2.5, 3.3 Yes
    8SLVP1208
    2:8,LVPECL Output Fanout Buffer    		 8 2 1 0 - 2000 0 - 2000 64 No -162 31.1 LVPECL 2.5, 3.3
    8SLVP1212I
    2:12,3.3V,2.5V LVPECL Fanout Buffer    		 12 2 1 0 - 2000 0 - 2000 15 No -160 45 LVPECL 2.5, 3.3
    8SLVP2102I
    Dual 1:2, 3.3V, 2.5V LVPECL Output Fanout Buffer    		 4 2 2 0 - 2000 0 - 2000 15 No -162 31 LVPECL 2.5, 3.3 Dual Buffer
    8SLVP2104I
    Dual 1:4, 3.3V, 2.5V LVPECL Output Fanout Buffer    		 8 2 2 0 - 2000 0 - 2000 25 No -162 43 LVPECL 2.5, 3.3 Dual Buffer Yes
    8SLVP2106I
    Dual 1:6, 3.3V, 2.5V LVPECL Output Fanout Buffer    		 12 2 2 0 - 2000 0 - 2000 26 No -162 42 LVPECL 2.5, 3.3 Dual Buffer Yes
    8SLVP2108I
    デュアル1:8、3.3V、2.5V LVPECL出力ファンアウトバッファ    		 16 2 2 0 - 2000 0 - 2000 25 No -162 43 LVPECL 2.5, 3.3 Dual Buffer
    8SLVS1118
    1:18, 2.5V, 3.3V Selectable LVPECL or LVDS Fanout Buffer    		 18 1 1 0 - 2000 0 - 2000 40 No -160 39 LVDS, LVPECL 2.5, 3.3
    8V79S680
    JESD204B Compliant Fanout Buffer and Divider    		 16 2 1, 2, 4, 8, 12, 16 2 0 - 3000 0 - 3000 100 Yes -158.8 LVDS, LVPECL 3.3
    Dual Buffer, Individual output bank enable and more...
    		 Yes
    8V79S683
    JESD204B/C準拠のファンアウトバッファ及び分周器    		 16 2 1, 2, 3, 4, 6, 8, 12, 16, 24 2 0 - 3000 0 - 3000 100 Yes -158.8 LVDS, LVPECL 3.3
    Dual Buffer, Individual output bank enable and more...
    		 Yes
    Parametric Table tips

    Tips for Using This Parametric Table:

    • Hide Filters button in header: Collapse or expands filters
    • Column sort buttons in header: Sort Column alphabetically / numerically descending or ascending
    • Reset button in header: Reset all filters to the page default
    • Full Screen button in header: Expand the table to full screen view (user must close out of full screen before they can interact with rest of page)
    • Export button in header: Export the filtered results of the table to an Excel document
    • Filter parts search bar in header: Type to filter table results by part number
    • Hide column button in column headers: Select to hide columns in table
    • AND / OR toggle switches in header: Toggles the logic of this particular filter to be “AND” or “OR” logic for filtering results
    • Multiselect checkboxes at beginning of each row in table: Select these checkboxes to compare products against each other
    • Document icon next to product name in row: View the featured document for this product
    • Chip icon next to the right of the document icon in row: View the block diagram for this product
    • Cart icon to the right of the chip icon: Indicates that samples are available for this product

    ドキュメント

    タイトル
    		分類 日付
    RF Timing Family Product Overview
    PDF 331 KB     		概要
    1 item